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Zusammenfassung
Organische Dünnschichttransistoren (OTFT) sind die Schlüsselanwendung für
logische Schaltkreise in der organischen Elektronik. Die größten Vorteile der
organischen Elektronik liegen in der potentiell günstigen Herstellung und der Er-
schließung neuer Anwendungsbereiche durch leichte, biegbare oder transparente
Bauelemente.
In dieser Arbeit wird eine Reihe von interessanten organischen Halbleitern
miteinander verglichen und die Vor- und Nachteile verschiedener Transistor-
geometrien und Herstellungsmethoden aufgezeigt. In Zusammenarbeit mit
einem Industiepartner wurden Messreihen von Transistoren hergestellt, die
intensiv charakterisiert und als Grundlage für eine Simulation genutzt wurden.
Dazu wurde unter anderem mit 4-Punkt Messungen das Potential im Kanal
aufgezeichnet undmit der Transferlinienmethode (TLM) die Kontaktwiderstände
in einem Temperaturbereich von 173 bis 353K ausgewertet. ImVergleichmit dem
genutzten Simulationsmodell hat sich dabei herausgestellt, dass in der gestapel-
ten Transistorgeometrie der geometrische Kontaktwiderstand eine wesentlich
größere Rolle spielt als die Injektion der Ladungsträger an den Elektroden.
Aus den Messungen der Ladungsträgerbeweglichkeit im betrachteten Temper-
aturbereich, ließ sich eine thermische Aktivierung des Ladungsträgertransports
nach Arrhenius mit einer Aktivierungsenergie von 170meV beobachten. Außer-
demwurde für Transistoren kleiner Kanallängen eine Feldstärkeabhängigkeit der
Beweglichkeit nachPoole-Frenkel festgestellt,mit einemPoole-Frenkel Faktor von
etwa 4.9×10−4 (V/m)−0.5. Mit diesen beiden Vorgaben war es bereits möglich eine
gute Übereistimmung zwischen Messdaten und der Simulation der Kennlinien
zu erreichen. In einer detaillierteren Diskussion und einem Vergleich mit
bereits bestehenden Beweglichkeitsmodellen, konnte aus der Abhängigkeit der
Ladungsträgerbeweglichkeit von der Ladungsträgerdichte auf eine exponentielle
Zustandsdichte im Halbleiter geschlossen werden.
Eine der schwierigsten Hürden, die es für eine breitere Nutzung von OTFTs
zu überwinden gilt, ist die Stabilität der Transistoren unter elektrischem Stress.
Für viele verschiedene Materialsysteme wurde ein drastischer Anstieg des
Transistorwiderstands durch Aufladungen im Dielektrikum beobachtet. In
dieser Arbeit wird ein neuer Ansatz gezeigt mit dem die Zeitkonstante dieser
AufladungübermehrereDekadenkontrolliertwerdenkann. Dieswirddurch eine
leichte Dotierung des Halbleiters in unmittelbarer Umgebung des Dielektrikums
erreicht. Durch die so verursachte Verschiebung des Fermilevels, wird die
Energiebarriere für den unbeabsichtigten Ladungstransport ins Dielektrikum
maßgeblich beeinflusst. An einemModellsystemmit PentacenAlsHalbleiter und
SiO2 als Dielektrikum wird gezeigt, dass das Stressverhalten mit p-Dotierung
deutlich abgeschwächt und mit n-Dotierung sogar noch erheblich verstärkt
werden kann. Für die beim Industriepartner hergestellte Transistoren wurde
hingegen ein anderer Effekt genutzt, um dem Stressverhalten entgegen zuwirken
- ein ferroelektrisches Dielektrikum.
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Abstract
Organic thin film transistors (OTFT) are a key active devices of future organic
electronic circuits. The biggest advantages of organic electronics are the potential
for cheep production and the enabling of new applications for light, bendable or
transparent devices. These benefits are offered by a wide spectrum of various
molecules and polymers that are optimized for different purpose.
In this work, several interesting organic semiconductors are compared as well as
transistor geometries and processing steps. In a cooperation with an industrial
partner, test series of transistors are produced that are intensively characterized
and used as a basis for later device simulation. Therefore, among others 4-
point-probe measurements are used for a potential mapping of the transistor
channel and via transfer line method the contact resistance is measured in a
temperature range between 173 and 353K. From later comparison with the
simulation models, it appears that the geometrical resistance is actually more
important for the transistor performance than the resistance of charge-carrier
injection at the electrodes.
The charge-carrier mobility is detailed evaluated and discussed. Within the
observed temperature range a Arrhenius-like thermal activation of the charge-
carrier transport is determinedwith an activation energyof 170meV. Furthermore,
a dependence of the electric field-strength of a Poole-Frenkel type is found with
a Poole-Frenkel factor of about 4.9×10−4 (V/m)−0.5 that is especially important for
transistors with small channel length. With these two considerations, already a
good agreement between device simulation andmeasurement data is reached. In
a detailed discussion of the dependence on the charge-carrier density and from
comparison with established the charge-carrier mobility models, an exponential
density of states could be estimated for the organic semiconductor.
However, reliability of OTFTs remains one of the most challenging hurdles to
be understood and resolved for broad commercial applications. In particular,
bias-stress is identified as the key instability under operation for numerous OTFT
devices and interfaces. In this work, a novel approach is presented that allows
controlling and significantly alleviating the bias-stress effect by using molecular
doping at low concentrations. For pentacene as semiconductor and SiO2 as gate
oxide, we are able to reduce the time constant of degradation by three orders of
magnitude. The effect of molecular doping on the bias-stress is explained in terms
of the shift of Fermi level and, thus, exponentially reduced proton generation at
the pentacene/oxide interface. For transistors prepared in cooperation with the
industrial partner, a second effect is observed that can be explained by a model
considering a ferroelectric process in the dielectric and counteracts the bias-stress
behavior.
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1. Introduction and Motivation
Over the last decades, the semiconductor industry and related the information
technology were a mainspring for the further development in science and
economy. These technologies are also very present in our daily life. Organic
electronics are one of the most promising technologies for further advancements
in this trend with a high potential to open up complete new areas of applications.
In comparison with silicon based devices, organic electronics offer a multitude
of many different semiconductors with various abilities, such as transparency,
flexibility, lightweight, or light emission and absorption in various spectra. These
materials distinguish themselves with the potential for ultralow cost production,
due to their possibility of low-temperature large-area processing and lowmaterial
costs.
First applications of these new technologies have already reached the mass
market. Currently, OLED displays are a great success on the mobile market and
the leading companies in this area, Samsung and LG, are just starting to ship larger
screens as high-end televisions. Themarket ofOLEDdisplays has already reached
a business volumeof about $6.9 billion in 2012 [1]. Meanwhile, the next generation
of organic devices is in preparation for a market entry during the following years,
such as organic solar cells (e.g. with Heliatek), high-efficient OLED lightning
(e.g. with Osram and Philips) and organic thin-film transistors. In all these
application areas, organic devices benefit from the material advantages named
above allowing applications which would hardly be possible with conventional
semiconductors, such as bended and flexible displays, luminous windows, or
wearable solar cells.
Already in the early 1980s, first OTFTs were demonstrated [2, 3]. Since then,
OTFTs have been continuously developed with growing interest of the scientific
community. Meanwhile, they have reached a level of performance that allows the
construction of first reasonable applications. However, while OLED technology
has already reached a mass market, organic transistors are on the threshold of
industrial production. In the upcoming years, OTFTs have to prove in which
abilities they can exceed alternative materials as amorphous silicon, metal oxides
or carbon nanotubes and graphene. Thereby, OTFTs will not compete for high
speed computing chips, but deploy their benefits best for large-area applications.
Thus, organic transistor technology is anticipated to have significant impact
for flexible displays [4–6] and low-cost, low-end integrated microelectronics.
Typical applications for such organic microelectronics are display drivers, radio-
frequency identification (RFID) tags, amplifiers, and analog-to-digital and digital-
to-analog converters [7]. Even, the preparation of an operable 8bit processor has
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been reported [8].
For continuous success in these fields, OTFTs need material systems that offer
high charge-carrier mobility [9], low driving voltages [10] and long-term stabi-
lity [11, 12]. Further requirements are air stability, low contact resistance, and the
possibility to process the material in smooth films that is most important for a
mass production.
Overall, the applications are very promising, for organic electronics in general
and for OTFTs in particular. However, from a scientific point of view, the
understanding of OTFTs is still incomplete. This work is prepared in cooperation
with an industrial partner. With a systematical investigation of the transistor
parameters, particular of charge-carrier mobility, contact resistance, and stability
under operation conditions, a basis is established for a complete device simulation
of these OTFTs, which is a milestone for further investigations.
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2. Organic Semiconductors and
Thin-Film Transistors
In this chapter, properties, functionality and characterization methods of organic
semiconductors and thin-film transistors in general are discussed. As mentioned
before, the mechanism of charge-carrier transport shows qualitatively differences
to inorganic semiconductors and are discussed in detail. Several models for the
charge-carrier mobility are introduced.
2.1. Fundamentals of Organic Semiconductors
2.1.1. Structural and Electronic Properties
In inorganic semiconductors, atomsare stronglybound to eachotherwith covalent
(1-7 eV binding energy per atom pair) or ionic bonding (6-20 eV). The structure of
binding determines the formation of crystal lattices and the electrical properties
of the semiconductor. Valence electrons involved in the bonding are completely
delocalized and can move freely in the solid state. In this case, the electronic
states can be described by the Bloch theorem [13], depending on the periodicity
of the lattice. In this context, the density of energy states is described as energy
bands. Correspondingly, the charge-carrier transport is called band transport,
where electrons can be treated as quasi-free particles.
However, the organic semiconductor is not composed of individual atoms, but
of organic molecules. Within the molecules, the covalent binding of the atoms
is quite strong, but between neighboring molecules only a weak binding of van-
der-Waals type occurs with a binding energy in the range of 1-10meV [14]. In
consequence, organic semiconductors have low densities and are mechanically
very soft in comparison to inorganic semiconductors. Furthermore, they exhibit
lowmelting andevaporation temperatures. The epitaxyof organic crystals is quite
difficult, and the crystals offer a low stability. Therefore, applications in organic
electronics are based on thin amorphous or polycrystalline layers that can be
printed or coated from solution or produced by vapor deposition. Because of the
weakbonding between themolecules, the electronic states are localized on a single
molecule in organic semiconductors. Energy bands as known from inorganic
semiconductors can only be observed in single-crystals at low temperatures [15].
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For charge-carrier transport in amorphous andpolycrystalline thinfilms, electrons
have to move from the localized states on one molecule to the other. Therefore, a
hopping barrier has to be overcome by thermal excitation or tunneling. This limits
the charge-carrier transport dramatically, so that another kind of charge-carrier
transport needs to be defined, the so called hopping transport [16].
For inorganic materials, a semiconductor can be classified by the energy gap
between conduction and valence band. Typically, a value of 3 eV is named as
an upper boundary to insulating materials [17]. Materials like silicon (1.17 eV)
or GaAs (1.52 eV) that are often used in semiconductor industry exhibit a
much smaller band gap. For organic materials, especially in amorphous or
polycrystalline thin films, conduction and valence band are not defined. Instead,
the energetic positions of the molecular orbitals are decisive. Looking at the
molecule in its ground state at a temperature of 0K, the inorganic conduction
band is represented by the level of the HOMO (Highest Occupied Molecular
Orbital), while the valence band is represented by the level of the LUMO (Lowest
UnoccupiedMolecularOrbital) [14]. Formany organicmaterials, the gap between
HOMO and LUMO level is much larger than 3 eV and the materials behave like
typical isolator materials. In consideration of a sp2-hybridization of the carbon
atoms, organic molecules could possibly obtain semiconducting abilities. Sp2-
hybridization [14]means a hybridization of the s-orbital with two of the p-orbitals
in the L-shell of the carbon atom. The product are three sp2-orbitals lying in a
plane. The third p-orbital of the L-shell is then perpendicular to this plane. Two
neighboring carbon atoms that are hybridized in this way are able to form a
double bond. Therefore, they bond additional to σ-bond of their sp2-orbitals in
a π-bond of this perpendicular oriented p-orbitals. In organic molecules with
alternating double and single bonds between the carbon atoms, a delocalization
of the electrons involved in the π-bonds can take place. Thus, the double and
single bonds are merged and a conjugated π-system is generated that in some
cases covers wide parts of the whole molecule.
As a typical example benzene can be named. Benzene consists of a ring of six
carbon atoms that are alternating bonded with single and double bonds. The
three π-orbitals of the double bonding merge into one single cloud of π-orbital,
so all carbon bonds in the benzene molecule are equivalent. Figure 2.1 shows the
molecular structure of a benzene ring and the energy diagram of a single carbon
atom compared to a carbon atom incorporated into the benzene ring.
The hybridized sp2-orbitals participate in strong σ-bonds, forming a binding (σ)
and an antibinding (σ∗) orbital with the neighboring atoms. Meanwhile the p-
orbitals are available for much weaker π-bond. All six carbon atoms are involved
in the π-system, therefore three binding and three antibinding π-orbitals are
generated. The energy diagram shows the position of theπ-orbitals lying between
both σ-orbitals. In the ground state of the molecule, binding orbitals are occupied
with electrons, while antibinding orbitals are vacant. Therefore, theπ-systemnow
provides HOMO and LUMO energies that lie much closer together compared to
the σ-orbitals in a single bonded carbon chain. In this way, the π-system reduces
the gap between occupied and vacant states and enables semiconducting abilities
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Nevertheless, if we build up an organic solid using such aromatic molecules,
an overlap of the delocalized π-orbitals of neighboring molecules will appear in
some points and, thereby, enable the transport of charge carriers between the
molecules. For some classes of molecules, intrinsic conductivities above 10−9S/cm
are possible, which are required for usability in electrical engineering.
2.1.2. Polarons and Trap States
In anorganic solid,molecules are condensedandcanbearranged in a crystalline or
amorphous structure. Neighboring molecules are connected with weak Van-der-
Waals forces. In such a solid, the energy states are not in the exact same position as
for the individual molecule in vacuum. Due to the arrangement of the molecules
and the actual polarization in the surrounding area of eachmolecule, energy states
are slightly displaced. For a larger formation of molecules, it results in a certain
distribution of the energy states around a mean value. This is particularly true
for thin polycrystalline and amorphous layers that are under investigation in this
work. In general, the energy level distribution for HOMO and LUMO can be
approximated by a statistic, e.g. Gaussian, distribution. A so called free charge
carrier in the organic material can be related to a particular molecule due to the
strong localization of the states. This molecule is charged and becomes anion
or cation. Therefore, it induces polarization on its neighboring molecules. The
relaxation time of this polarization is smaller than the average transfer time of the
charge carriers between twomolecules by about twoorders ofmagnitude [14]. For
this reason, each free charge carrier that moves through the organic solid carries a
cloud of polarization, which lowers the current energy state of the charge carrier.
In this context, charge carriers can be described as small polarons.
Due to different ions and an inhomogeneous distribution of the molecules in
the organic layer, the polarization energies can strongly differ for the individual
molecules [19]. In the case of large deviations in the polarization energy, or in the
case of chemical impurities, so called trap states occur. In the exemplary case of
a negative trap state, a free state lies slightly below the energy level of the LUMO
so that a charge carrier in this state cannot be released only by thermal energy. An
electron thatmoves as a free charge carrier in the LUMO can occupy this trap state
and dispose of its surplus energy. To leave the trap state, the electron needs to be
stimulated again. Until such stimulation by a photon or a phonon takes place, the
electron is trapped and cannot participate in the charge transport anymore. For
positive charge carriers such process is analogue with trap states lying above the
HOMO level.
For charge transport in semiconducting materials, free charge carriers are re-
quired. Electrons located in the valence band or rather the HOMO of the
semiconductor are not able to contribute to the transport, as all neighboring
states on the same energy level are already occupied. If a single electron reaches
the conducting band or rather the LUMO of the semiconductor e.g. by thermal
activation, this electron could move freely through the material as a negative
15
2. Organic Semiconductors and Thin-Film Transistors
charged particle. On the other hand, such an electron leaves an unoccupied state
in the valence band or rather on the HOMO level. This unoccupied state can
be restocked with electrons from neighboring molecules and, therefore, moves
through the semiconductor as a free positive charge carriers. Such a positive
charge carrier is named hole and described as quasi particle.
A crucial role in the creation of organic semiconductor devices plays the injection
of charge carriers into the organic semiconductor. The gap between the HOMO
and LUMO is in organic semiconductors typically between 2 and 3 eV and
is, therefore, larger than the band gap in silicon, which is only 1.17 eV. As a
consequence, there are significantly less thermally excited charge carriers in
intrinsic organic semiconductors at room temperature (kBT ≈ 25meV). So, charge
carriers can be induced by doping or otherwise have to be injected from the
electrodes.
Another way to generate free charge carriers is by absorption of light. If light
with photon energy equal or higher than energy gap of the semiconductor, i.e. the
distancebetweenHOMOandLUMOlevel of theorganic semiconductor, shines on
the semiconductor, the photons can be absorbed. This way, an electron is brought
from HOMO to the LUMO. Such an excited electron and its corresponding hole
attract to each other, due to Coulomb force. This system of two corresponding
charge carriers can be described as the quasi particle exciton by a model similar
to the hydrogen atom. Thereby, energy states are formed for electron and hole,
which extend into the band gap.
In inorganic solids, excitons usually behave as described for the case of Mott-
Wannier excitons [17]. Due to the large delocalization of electrons in the
conduction band, the distance between the electron and the hole can be as high
as 10 nm [17]. The electrical interaction is shielded in this case by the typically
high relative permittivity in inorganic semiconductors (ǫr,Si=11.7). Therefore, the
binding energy between the exited electron and the corresponding hole is low
and the charge carrier pair can already be separated by the thermal energy at
room temperature (about 25meV). In organic semiconductors, on the contrary,
typically Frenkel type excitons [20] occur that are strongly bound with binding
energies of about 0.5 eV. Due to the comparatively low relative permittivity (ǫr ≈3)
of organic materials, electron and hole are often localized on the same molecule.
Therefore, the distance is in the order of one nanometer and the shielding is much
weaker [21] shielding. Thus, dissociation of excitons in organic semiconductors
at room temperature needs additional excitation by an external electric field or
the coacting of an acceptor and donator material.
2.1.3. Doping of Organic Semiconductors
Theprocess of electrical doping in organic semiconductors plays an important role
for the design of effective devices as OLED and solar cells [22]. Doped organic
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semiconductors can reach orders of magnitude larger conductivities compared to
the intrinsic case [23] and guarantee good charge-carrier injection independent
of the actual electrode material. Furthermore, the position of the Fermi level can
be controlled and, thus, effects of a modified occupancy in a non-uniform DOS
can be investigated. Organic doping follows an approach similar to the well
known and controllable doping process for inorganic semiconductors. In both
cases, the semiconductor matrix material is systematically contaminated with a
small amount of chemical impurities, which may be foreign atoms [24] [25] or
molecules, respectively [26]. In order to dope the semiconductor matrix, these
atoms or molecules have a smaller ionization potential for p-type doping, or a
higher electron affinity for n-type doping, compared to the matrix molecules.
Problems may occur due to the proportions between the matrix molecule and
dopant. In case of doping via single atoms, the dopants can easily diffuse through
the matrix of large molecules, leading to a fast degradation of electrical devices
based on these materials. A better alternative was found by using molecular
dopants with a size that is comparable to the matrix molecules. The problem
of diffusion can then be neglected or happens on a much longer time scale, so
devices are much more stable.
For the example of p-type doping, molecules with a LUMO energy equal or below
the HOMO energy of the matrix molecules are required. Under this condition, a
matrix molecule M˜ and a dopant molecule A can assemble in a charge-transfer
state as described in Equation 2.1 [27]:
M + M˜A ⇋ M + [M˜+A−] ⇋ M+ + M˜A−. (2.1)
In this intermediate state, an electron from theHOMO level of thematrixmolecule
moves to the energetic lower position in the LUMO of the dopant molecule. So
both molecules are complementarily ionized by this step. In the next step, the
negative charge remains bound to the dopant molecule, while the positive charge
can move to a neighboring matrix molecule M. Thereby, the binding energy of
the charge-transfer state must be overcome by thermal activation. This process is
qualitatively different to doping in inorganic semiconductors, where the dopant
is covalently bound to the matrix. However, at last both processes result in an
additional free charge carrier that can move within the matrix and, therefore, is
able to contribute to the charge transport. Thus, the charge-carrier density is
increased and the conductivity of the semiconductor improved.
Experimental results have proven that this doping process via a charge-transfer
state can be quite efficient for organic semiconductors. Doping efficiencies of
about 30% [28] can be realized and conductivities in organic films higher than
100 S/cm are possible [23, 25]. Thus, doping can be used for highly conductive
transport layers in organic devices and for realization of Ohmic contacts at the
interface between organic semiconductor and metal electrodes.
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2.2. Charge-Carrier Transport in Organic
Semiconductors
From a macroscopic point of view, the current, I, in an electrical device with the
applied voltage, V, is described by its resistance, R, or conductivity, Σ:
I =
V
R
= ΣV. (2.2)
For any device that is more complex than an Ohmic resistance, it would be wrong
to expect a strict linear behavior for the current-voltage characteristic. Therefore,
it is worth having a closer look into a microscopic discussion of the conductivity.
The local current density, j(r), in the device is composed of the local charge-carrier
density, n(~r), and local charge-carrier mobility, µ(~r). So we should describe the
current density as a function of the electrical field, F, with e is the elementary
charge in eq. 2.3:
~j(~r) = en(~r)µ(~r)~F(~r). (2.3)
The local electric field depends on the applied voltage and interacts in a recursive
manner with the distribution of charge carriers inside the device, which is
described by the Poisson equation:
∂
∂~r
~F(~r) =
en(~r)
ǫǫ0
. (2.4)
The charge-carrier density depends on the doping ratio, temperature, energetic
barriers, or vertical fields as it is used especially in field-effect transistors. Thus,
regions of charge-carrier accumulation or depletion can occur, and vary the
charge-carrier density over several orders ofmagnitude between different regions
in the same device.
This all is well known since the work of Maxwell in the 19th century and crucially
employed during more than 100 years of inorganic electronics. The differences
that occur in organic semiconductors are related to the charge-carrier mobility.
The mobility describes the physics of transport mechanism in a device that can
be quite different for organic semiconductors.
2.2.1. Field-Effect Mobility
The charge-carrier mobility is originally defined as the proportionality factor
between the applied electric field strength, ~F(r), and the average drift velocity, ~vd,
a charge carrier can reach in the specific material under this condition.
~vd = µ~F(~r). (2.5)
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In fact, this relationship can only be stated as proportional in approximation of
small electric field strengths and under constant external conditions. Generally,
the charge-carrier mobility depends on material properties like the energetic and
spatial density of states and its degree of disorder in the deposited material, but
alsoon temperature, charge-carrierdensity, andelectrical field strength. However,
charge-carrier mobility is a key parameter for semiconductor industry, as the
performance of electric devices scaleswith themobility of theused semiconductor.
The major breakthrough of the silicon industry became possible, when single
crystals of intrinsic silicon got produceable with a high degree of purity on an
industrial scale. Due to thewide delocalization of charge carriers in these crystals,
energybands arise in the semiconductor that enablehigh charge-carriermobilities.
Mobility values as high as 600 (for holes) and 1500 cm2/Vs (for electrons) [29]
are reached in crystalline silicon that currently cannot be challenged by organic
materials.
Such band transport can be characterized and experimentally identified by the
temperature dependence of the charge-carrier mobility [17]. The delocalized
electrons in crystalline semiconductors can be considered as free particles with
an effective mass, meff, depending on the dispersion relation E(k): meff = ~
2
d2E/dk2 .
For electrons accelerated in an applied electric field, the reachable drift velocity is
limited by collisions with the atomic kernels. Therefore, the mobility is defined
by the average time, tcol, between two decelerating collisions of the free electron.
The longer this time, the higher is the mobility. For an electron with the effective
mass, meff, and the elementary charge, e, mobility is given as:
µ = etcol/meff. (2.6)
At high temperatures, the lattice vibrations in the crystalline semiconductor
increase considerably. The mobility is then given by the phonon scattering
according to Equation 2.7:
µ ∝ m−5/2eff T−3/2. (2.7)
At low temperatures, however, scattering at ionized impurities with a density of
Ni plays a dominant role, leading to an increase in mobility with temperature:
µ ∝ m−1/2eff N−1i T3/2. (2.8)
Although the mobility in organic semiconductors is orders of magnitudes lower
than in inorganic semiconductors, the same physical principles can be demon-
strated in the case of organic single crystals. [15, 30] For instance, in rubrene
single crystals, a typical temperature behavior of band transport analogue to
Equation 2.7 was observed [14]. Mobility values of 40 cm2/Vs can be reached
in such systems. Nevertheless, such crystals still cannot compete with silicon
crystals. Furthermore, they are irrelevant for applications up to now, since the
epitaxial growth is difficult to control and the resulting crystals are physically
not very stable. In this context, graphene that is chemically related to organic
semiconductors studied in this work, could play an important role for the future.
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Graphene is very stable and shows band transport properties with extremely high
mobilities up to 2.5×105 cm2/Vs [31].
However, the qualities of small organic molecules and polymers lie in their
potentially of low-cost production, as well as their transparency or flexibility
in thin films. So they have compelling advantages for large area devices, such
as displays, solar cells, and lighting technologies. In these fields, they compete
with polycrystalline and amorphous silicon [32, 33]. All organic semiconductors
discussed in this work are formed in thin films that were processed by vacuum
evaporation or spin-coating from solution. For these films, highly disordered
structures frompolycrystalline to totally amorphous can be assumed. Under such
conditions, it is generally accepted that charge-carrier transport occurs byhopping
between localized states, while the distribution of these states is disordered in
space and energy.
In contrast to the band transport in crystalline semiconductors, hopping transport
is thermally activated. For each hopping process between two neighboring
molecules, an energy barrier must be overcome. Collisions with phonons,
however, play a minor role. Thus, transport is supported by a higher thermal
energy, unless the stability of the organic material is affected. From experimental
results, two different dependencies have been detected, an Arrhenius-like behav-
ior (µ ∝ exp(1/T)) [34] and a non-Arrhenius behavior (µ ∝ exp(1/T2)) [35].
In several cases [36, 37], a behavior following the Meyer-Neldel (MN) rule was
observed for the thermal activation of charge-carrier transport at high charge-
carrier densities in OTFTs. The MN rule is an empirical relation, originally
derived from chemical kinetics [38]. It describes the fact that the activation energy
decreases for higher temperatures so that
µ(T) = µ0 exp
−
EA − EAEMN kBT
kBT
 , (2.9)
with the activation energy EA and the MN energy EMN. The physical origin of the
MN rule in organic semiconductors remains unclear, but is generally attributed
to disorder within the material [36].
Regarding the electric field strength, a dependence following the Poole-Frenkel
rule has often been reported [39, 40].
µ(T,F) = µ0 exp(β
√
F), (2.10)
with a zero-field mobility, µ0, and the Poole-Frenkel factor, β. Originally,
this model was introduced for charge-carrier transport in insulators under the
condition of high electric fields. However, it was found to be in agreement well
with experimental results of charge-carrier mobility measurements in organic
semiconductors.
A combination of Arrhenius and Poole-Frenkel factor is suggested by the Gill
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rule [41, 42]:
µ(T,F) = µ0 exp
−EA − β
√
F
kBTeff
 , 1Teff =
1
T
− 1
TGill
, (2.11)
with the activation energy, EA, and the Gill temperature, TGill. Gill observed the
Poole-Frenkel behavior to be temperature dependent. It becomes less important
for low temperatures and vanishes for the Gill temperature.
In the following chapter, different mobility models for disordered organic
semiconductors of the last decades are compared, the Gaussian disorder model
(GDM), the extended GDM (EGDM) and correlated GDM (ECDM), the variable-
range hopping model from Vissenberg and Matters, its further development by
Limketkai et al. and the model by Fishchuck et al..
2.2.2. Gaussian Disorder Model
As discussed in Chapter 2.1, energetic states are located on individual molecules.
Thus, charge carriers have to hop from one molecule to another in order to move
through the material bulk. The dominant parameters for this process are the
energy levels of the previous and the subsequent state as well as the transfer
integral between both involved molecule orbitals. In amorphous thin films, the
distance between themolecules and their orientation to each other can be assumed
to be randomly distributed. Thus, the positions of the energy levels and the size of
the transfer integrals between neighboring molecules have statistic distribution.
The role of the transfer integrals is discussed in detail by Marcus in the Marcus
theory [43].
Due to variations of the random polarization environment, the energy levels Ej
of the HOMO and LUMO, respectively, are slightly different for each molecule.
The Gaussian Disorder Model [16, 19] (GDM), was suggested by Bässler in the
early nineties. As it is named, it postulates a Gaussian distribution for this
statistic broadening of the transport levels. Bässlers model is based on Monte-
Carlo simulations of the charge-carrier transport considering a system of hopping
transport between Gaussian distributed localized states. The model provides
information on the hopping rates and the temperature dependence of the charge-
carrier mobility. With the standard deviation, σ, of the Gaussian distribution, the
distribution function, G(E), of the DOS is given as:
G(E) =
(
2πσ2
)− 12 exp
(
− E
2
2σ2
)
. (2.12)
Herein, a typical value for σ is in the range of 0.05 to 0.15 eV [19]. A second
Gaussian distribution describes the size of the transfer integrals with a standard
deviation, Σ. In an electric field, ~F(x), the hopping rate, νij, between neighboring
molecules is given by the Miller-Abrahams transition rate [44]. There, it is
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Figure 2.3.: 1-dimensional hopping transport for an applied electric field ~F(x) and a
Gaussian distribution for the density of states.
calculated from a prefactor, ν0, a factor considering the transfer integral and a
Boltzmann factor. Equation 2.13 indicates the probability of a hopping process
frommolecule i to molecule j and distinguishes the two cases, if the charge carrier
is hopping to an energetically higher or to an energetically lower state.
νij = ν0 exp(−Tij) exp
−Ej − Ei − e
~F(xj − xi)
kBT
 für Ej > Ei + e~F(xj − xi), (2.13)
νij = ν0 exp(−Tij) für Ej < Ei + e~F(xj − xi), (2.14)
with Tij representing the dependence of the transfer integral, Ei and Ej the
energetic position of both involved states, kB the Boltzmann constant and T
the temperature. In Figure 2.3 hopping transport is sketched for an applied
electric field and a Gaussian density of states in one dimension. The Bässler
model based on these equations is not analytically solvable, but it can be used in
Monte-Carlo simulations. In this way, Bässler found some general conclusions
for the transport in organic semiconductors [16] that were previously observed
in experiments. Firstly, he found the activation of charge-carrier mobility with
temperature and showed an exponential increase of the mobility in this manner.
Though, he predicted a so-called non-Arrhenius dependence that is different from
the Arrhenius behavior that was seen in experiments performed, e.g., by Craciun
et al. [34]:
µ(T) = µ0 exp
−
(
2σ2
3kBT
)2 . (2.15)
In addition to the temperature dependence, also the impact of an applied electric
field on the charge-carriermobilitywas discussed. Thereby, the Poole-Frenkel [45]
dependence was reflected for a certain range of field, as it was already suggested
from several experiments and in the empirical formula of Gill [41]. Bässler
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demonstrated with his model that the spatial as well as the energetic disorder
in the distribution of the energy states are crucial for the resulting charge-carrier
mobility. The influence of the charge-carrier density, however, has not been
discussed by Bässler, as the charge-carrier density is aminor factor for the time-of-
flight measurements that Bässler referred to. However, the charge-carrier density
is a point of discussion for following models. The principles of Bässlers model
are generally accepted and have been extended by several groups [46–48].
EGDM and ECDM
Experimentally, it is difficult to separate the influences of the electric field and the
charge-carrier density onµ, since under a higher electric fieldmore carrierswill be
injected. This is particularly true for the charge-carrier transport in single-carrier
diodes that have been investigated by Bässler et al. and subsequent publications.
For a long time, the role of the charge-carrier density was underestimated. This
came obvious when the results for single-carrier results were compared with
OTFT measurements, where charge-carrier densities and measured mobilities
can be higher by several orders of magnitudes [49].
To describe these observations, Pasveer et al. developed the Extended Gaussian
Disorder Model (EGDM) in 2005 [46]. It is based on the same assumptions as the
GDM, but takes the charge-carrier density more into account and was applied on
a simulation for a cubic lattice of organic molecules. As a result, they presented
the following parameterization scheme for the charge-carrier mobility:
µ(T,n,F) = µ0 ∗ f (T,F) ∗ g(T) ∗ exp
(
0.5 ∗ (σˆ2 − σˆ)(2pa3)δ
)
, (2.16)
with
µ0 =
a2ν0e
σ
, (2.17)
f (T,F) = exp
0.44(σˆ3/2 − 2.2)

√
1 + 0.8
(
Fea
σ
)2
− 1)

 , (2.18)
g(T) = c1 exp(−c2σˆ2), (2.19)
δ = 2
ln(σˆ2 − σˆ) − ln(ln(4))
σˆ2
. (2.20)
Here, a is the lattice constant, σ the standard deviation, σˆ = σ/kBT, c1=1.8, and
c2=0.42. The non-Arrhenius temperature dependence that was found by Bässler
is reconfirmed by these formulas. Following this model, µ is dominated by the
charge-carrier density at room temperature, whereas at low temperatures and
high fields the electric field dependence becomes more important. A Poole-
Frenkel behavior is only found for a small parameter range depending on the
prefactor f (T,F). The model is in good agreement with measurements on single-
carrier diodes for a wide range of electric field strengths and temperatures.
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An important point for discussion is the density of states that is assumed to
be in a randomly Gaussian distribution in the EGDM. In 1995, Gartstein and
Conwell [50] already pointed out that a spatially correlation of the site energies
is needed to explain the Poole-Frenkel behavior in a wide range of electric field
strengths. As a reason for this correlation, the interaction of the charge carriers
with permanent and induced dipoles or long-range thermal fluctuations in the
molecular geometries of a polymer were suggested [51]. The possibility of such
a correlation was considered and analogously to the EGDM implemented in
an Extended Correlated Disorder Model by (ECDM) Bouhassoune et al. [47].
Bouhassoune et al. showed good agreement of both approaches EGDM and
ECDM with their experimental results on single-carrier diodes [47, 48]. The
deviations from the measured data are small in both cases, but the fitted
parameters of the density of states are different for both models. At least, they
claim the fitted parameters from EGDM are more realistic. However, while
the EGDM deviates from a Poole-Frenkel behavior, the ECDM supports this
dependence over a wide range of parameters.
Anyway, EGDM and ECDM are still optimized for OLEDs and single-carrier
diodes. The theoretical calculations and parameterizations were done for bulk
transport and conditions of low charge-carrier density. For the simulation of
OTFTs, these terms are not fulfilled.
2.2.3. Variable-Range Hopping Models
First, models for the field-effect mobility in organic thin-film transistors were
suggested Horowitz with the trap and release model in 1995 [52] and by
Vissenberg and Matters with the variable-range hopping model in 1998 [53].
While the model of Horowitz et al. assumes a band-like energetic structure in
the organic material that requires a crystalline organization of the molecules,
Vissenberg et al. studied the transport in totally amorphous semiconductors,
dominated by hopping transport. Therefore, they used the concept of variable-
range hopping (VRH). In thismodel, charge carriers are described to hop between
localized states, over a small distance with a high activation energy or over a long
distance with a low activation energy [53]. Additionally, thermally activated
tunneling between neighboring states is possible. For the density of states, g(ǫ),
Vissenberg et al. assumed an exponential distribution, representing the tail the
broadened HOMO level:
g(E) =
Nt
kBT0
exp(ǫ/kBT0). (2.21)
In this equation, Nt is the number of states per unit volume, T0 defines the width
of the exponential distribution and kB is the Boltzmann constant.
These assumptions were usedwithin the percolation theory [54, 55] that describes
the charge transport in a network of resistors. Fulfilling the percolation criterion
of an infinite cluster with a conductivity between single sites that is higher than
the critical conductivity and a critical number of bonds per site of BC = 2.8, they
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calculated a solution for the conductivity of the whole system under the condition
T > T0. Concerning the fact that the charge-carrier density, n, can be controlled
by the gate voltage in a field-effect transistor, they found the following result for
the charge-carrier mobility, depending on VG and temperature:
µ(T,VGS) =
σ0
e
(
π(T0/T)3
(2α)3BCΓ(1 − T/T0)Γ(1 + T/T0)
)T0/T ( (CiVGS)2
2kBTǫS
)T0/T−1
. (2.22)
Here, the Γ-function (Γ(y) =
∫ ∞
0
exp(−x)xy−1 dx), α represents the effective molecu-
lar overlap between neighboring sites, σ0 gives a prefactor of the conductivity, Ci
is the capacity per area of the transistor dielectric, ǫS the permittivity of the organic
semiconductor and e the elementary charge. This formula was also discussed by
Tanase et al. [49], and translated to a function of temperature and charge-carrier
density:
µ(T,n) =
σ0
e
(
(T0/T)4sin(πT0/T)
(2α)3BC
)T0/T
n(VGS,T)T0/T−1. (2.23)
Vissenberg and Matters found the results of their simulation being in agreement
with experimental results on transistors using pentacene or polythienylene
vinylene measured by Brown et al. [56]. In contrast to GDM, an Arrhenius-like
behavior was observed µ exp(−EA/kBT). The model predicts a thermal activation
energy EA that decreases with increasing charge-carrier density.
In 2007, Limketkai et al. extended the model to include effects of an applied
electric field [57]. Therefore, they considered the impact on the hopping rate for
"hot" charge carriers and introduced an effective temperature Teff = T + TF that is
increased by TF(F).
TF =
eF
2αkB
, (2.24)
Using the percolation theory analogously to Vissenberg and Matters, they found
the following result for the charge-carrier mobility:
µ(T,n,TF(F)) =
σ0
e
(
πT30(T + TF)
(2α)3BC(T + 0.5TF)2(T + 1.5TF)2
)T0/(T+TF)
n(VGS,T)T0/(T+TF)−1.
(2.25)
Subsequently, Limketkai et al. applied this term of charge-carrier mobility to
a drift diffusion simulation and compared the results to experimental stud-
ies from Brütting et al. [58] on Al/Alq3/Ca diodes (Alq3 stands for tris(8-
hydroxyquinoline)aluminum). Assuming a voltage offset of 2V due to build-in
potential and contact resistant, the experimental data was well reproduced by the
model in a temperature range from 100 to 320K.
Overall the approach of hopping transport in combinationwith percolation theory
delivers good results that are in agreement with experimental data for single-
carrier diodes and field-effect transistors. This is achieved with a relative small
set of three free parameters: α, σ0,T0.
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2.2.4. Fishchuk Model
Based on the GDM, Fishchuk et al. developed a model for the charge-carrier
transport in organic transistors [59]. For that purpose, they used the Effective
Medium Approximation (EMA) with the assumption of high charge-carrier
densities [60]. As motivation for the investigations, temperature dependent
measurements of C60 OTFTs were discussed that show a behavior following the
MN rule. With the constructed, model they were able to correctly reproduce the
MNbehavior over awide range of temperature. For the case of high temperatures
(σ/kBT ≤ 6), the charge-carrier mobility is given by the following expression
µ(T,n) = µ0 exp
(
−2a
b
+
1
2
(
a
b
− 7
))
exp
(
−EA
( 1
kBT
− 1
kBT0
))
, (2.26)
with
EA =
( 3
40
a
b
− 1
15
a
b
log10
(
n
N
))
σ, (2.27)
T0 =
EMN
kB
=
σ
kBy0
, (2.28)
with the inter-site distance, a, the localization radius of a charge carrier, b, and
y0 = 21/10 + (1/25)(a/b). For low temperatures a second expression is derived
that predicts a temperature dependence of µ ∝ exp(−(T0/T)1/4). With this model,
it is possible to describe the measured C60 OTFTs and to explain the measured
MN type behavior by the functional dependence of state filling.
However, the model presented here is still limited to the case of zero-electric
field. Actually, electrical field strengths are expected to be much weaker in OTFTs
compared to the single-carrier diodes that were simulated by the EGDM and
ECDM, for the reason that typical channel lengths of transistors are several orders
of magnitude higher than the film thicknesses of such diodes. Nevertheless, in
transistors locally high field strengths can occur at grain boundaries [61], so that
a Poole-Frenkel-type behavior can be observed for the overall transport in the
transistor.
In 2012, the authors extended the model for arbitrary electric fields [62]. Ana-
logously to the introduction of the ECDM, they claim a spatial correlation of
the energy sites. The model is, thus, found to be in good agreement with
a Poole-Frenkel-type field dependence of the mobility, observed in a certain
range of electric fields, temperatures and, charge-carrier densities. Overall,
the phenomenologically derived Gill and MN rule are confirmed as useful
approximations for the mobility behavior at high charge-carrier densities, but
EA and EMN should be considered field-dependent.
The various models in this section each provide good agreement with the
respective experimental data. However, it should be considered that the ob-
served dependences of the charge-carrier mobility vary significantly for different
experiments. These deviations in the experimental observation can be attributed
to the different conditions of charge-carrier density, electric fields that may occur
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in devices as diodes and thin-film transistors [49]. Also, the morphology of the
particular material, e.g. concerning the crystallinity or the presence of grain
boundaries, leads to different conditions for the charge-carrier transport. In order
to perform a device simulation, as it is intended in this work, the corresponding
organic semiconductor needs to be carefully characterized.
2.3. Organic Field-Effect Transistors
The organic field-effect transistor (OFET) is part of the thin-film transistor (TFT)
family. Inorganic TFTs usually use amorphous silicon as semiconductor, but also
TFTs with compound semiconductors (e.g. CdS) or metal oxides (e.g. ZnO) are
possible. The OFET instead operates with organic semiconductors. This offers
a huge zoo of materials and configurations as described above. The working
principle of the TFT is closely related to theMOSFET (Metal Oxide Semiconductor
Field Effect Transistor). First organic TFTs have been investigated in 1986 by
Tsumara et al. [63].
2.3.1. Transistor Geometry
Compared to typical MOSFETs processed on Si-wafers, the TFT geometry is more
staggered and exhibits a large gate electrode. The gate electrode is successively
covered by a dielectric and a semiconducting layer. In principle, gate electrode,
dielectric, and semiconductor represent a parallel-plate capacitor. Due to the
voltage applied to the gate electrode, an image charge is accumulated in the
semiconductor and, therefore, a conducting channel of accumulated charges is
generated at the interface between semiconductor and dielectric. The transistor
uses the conductivity of this accumulation channel in its ON-state and the low
conductivity of the depleted intrinsic semiconductor for the OFF-state. For the
position of source and drain electrode are two different situations possible, either
they are placed directly at the interface between dielectric and semiconductor,
or on the opposite side of the semiconducting layer. In the second case, charge
carriers have to cross the semiconductor in order to reach the conducting channel
of the transistor.
Furthermore, the bottom-gate configuration and the top-gate configuration are
distinguished, depending on the fabrication of the transistor. For bottom-gate
transistors, the gate electrode can be directly connected to the substrate. In this
work, for instance, transistors were used that are based on a highly doped Si-
chip with a thermally grown oxide, where the doped silicon has two functions
as substrate and gate electrode. Besides, the oxide offers a dielectric layer with
very low surface roughness. In a top-gate structure, the processing is inverted.
First, source and drain electrode are built up on the substrate, followed by the
semiconductor layer; afterwards dielectric and gate electrode are deposited on
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and extraction at the electrodes, the energy levels of the semiconductor and the
charge-carrier mobility in the semiconductor. Due to the typical high energy gap
of organic semiconductors, it is not possible that both types of charge carriers are
injected by the same electrode material (cf. Chapter 2.3.5). In most cases the work
functionof the electrodes and the energy levels of the semiconductor are, therefore,
well selected to support one kind of charge carrier. But for some molecules with
extended π-system, the energy gap can be small enough in a range of 1 eV [66],
and, thus, show bipolar behavior in transistors [9]. Another way for producing
bipolar or even light emitting transistors could be the usage of different electrode
materials for source and drain, or a blend layer of two different semiconductors,
one supporting hole and one supporting electron transport [67–69].
Figure 2.6 shows the output characteristic of a transistor. Two qualitatively
different regimes are observed for high a low source/drain voltage, VDS. For a low
voltage, the transistor is in the linear regime and behaves as an Ohmic resistor.
There are enough charge carriers available evenly distributed in the channel.
The resistance is dominated by geometric factors, the charge-carrier density,
controlled by gate voltage, and the charge-carrier mobility in the semiconductor,
quantitatively described by Equation 2.29. When the drain voltage increases, the
electric field along the channel is increasing as well and the distribution of charge
carriers gets more and more unbalanced between source and drain electrode.
Finally, a depletion area next to the drain electrode appears at a certain drain
voltage. At this pinch-off point, the transistor characteristic saturates. A further
increase of the drain voltage does not lead to a higher source-drain current, ID,
but enlarges the depletion zone. In the saturation regime, ID can be described by
Equation 2.30:
ID =
CiW
L
µ
(
VGS − VT − VDS2
)
VDS, (2.29)
ID =
CiW
2L
µ(VGS − VT)2. (2.30)
These equations are only valid under the constraints of the gradual-channel
approximation, specifying that the electric field due to the gate voltage at the
semiconductor/gate oxide interface is a one-dimensional function of the channel
position. Physically, the gradual channel approximation requires the transverse
electric field (gate) to be much larger than the longitudinal electric field (drain).
This requirement can be violated for low VGS and high VDS, especially for
transistors with short channel length (cf. Chapter 2.3.8).
For the characterization of a field-effect transistor, several parameters can be
derived from output and transfer characteristic. The ON-current defines the
current ID for high gate and high drain voltage. The OFF-current is defined for the
same drain voltage and a gate voltage of 0V. Therefore, ON- and OFF-current are
often taken as starting and endpoint of the transfer characteristic. An important
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Figure 2.6.: Output characteristic of a field-effect transistor designed for hole trans-
port. The transistor gives a linear response (marked in green) for low drain voltage
and saturates for higher voltages (red). With increasing gate voltage, the transistor
opens and enables a high ON-current between source and drain.
parameter is the ON/OFF-ratio, which gives the ratio between ON- and OFF-
current and is a good indicator for the switching behavior of the transistor. As
these parameters are not physically defined and depending on the used voltages,
they have to be handled with care, when different devices are compared. For a
given drain voltage and an ON-voltage of VGS = VGS,ON, the ON/OFF-ratio can be
calculated as
ION
IOFF
=
Ciµ(VGS,ON)VGS,ON
2eµ(VGS = 0)NAd
, (2.31)
(2.32)
with the elementary charge e, the thickness d, and the intrinsic charge-carrier
density of the semiconductor layerNA. TheON/OFF-ratio is, therefore, dominated
by the intrinsic charge-carrier density, the gate voltage andparticularly the charge-
carrier density dependence of the mobility.
The cut-off frequency, fT, defines the highest frequency for that the transistor is
able to work. For switching of the transistor, at least the displacement current of
the gate capacitance has to pass the drain electrode. Taking this condition into
account and neglecting parasitic capacities, the following formula for fT can be
derived [70]:
fT =
µVDS
2πL2
(2.33)
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Figure 2.7.: Transfer characteristic of a field-effect transistor for hole transport. The
drain current is plotted on log scale (red, dotted) and its square root (blue) on linear
scale. While the log scale displays the switching behavior of the transistor, the linear
fit of the square root (dashed line) can be used to evaluate the charge-carrier mobility
(from the slope, cf. Equation 2.34) and threshold voltage as illustrated.
2.3.3. Evaluation of Mobility
As discussed before, the charge-carrier mobility is a key parameter for organic
semiconductors. For organic transistors, the mobility is a limitation of the
maximum current according to Equation 2.29 and 2.30 and also a limitation of
the transistor switching frequency (Equation 2.33). To measure the charge-carrier
mobility in transistor geometry, a simple transistor characteristic is sufficient.
Generally, it is possible to evaluate themobility µ in the saturation (Equation 2.30)
and linear regime (Equation 2.29), using the transistor equations.
In the saturation regime, the mobility can be directly deduced from the transfer
characteristic, as shown in the following Equation 2.34:
√
IDS =
√
CiW
2L
µVGS −
√
CiW
2L
µVT (2.34)
In this region the square root of ID increases proportionally with VGS. Thus, for
a known transistor geometry, the mobility can be extracted from the slope of a
straight line in a plot of the square root of ID over VGS (Equation 2.34). For the
evaluation of the charge-carrier mobility in the linear regime, output character-
istics depending on VGS and VDS are required. According to Equation 2.29, the
mobility can be extracted from the derivative with respect to both voltages.
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In principle, both evaluation methods should provide the same value for the
mobility, but in reality there are often deviations as the transistor equations
(Equation 2.30 and 2.29) are true for the approximation of an ideal case. For
instance, an Ohmic contact is required that will never be perfectly fabricated. An
Ohmic contact is a contact that ensures the availability of a sufficient reservoir
of charge carriers in the semiconductor, so that in the immediate vicinity of the
contact, the charge-carrier density is orders of magnitude higher than the charge-
carrier density in the bulk of the semiconductor. This might be realized for a
common range of VGS and VDS, but especially for very low voltages the contact
resistance becomesmore andmore relevant. Therefore, the linear regime is always
first affected by a perceivable contact resistance and shows a smaller mobility
value in such cases [71].
Another problem for themobility evaluation are hysteresis effects, due to charging
in the transistor (cf. Chapter 2.3.9) that occur during the recording of the transistor
characteristics. Measuring the transistor in forward in backward direction could
deliver quite different results for parameter extraction. Thus, for an accurate
experiment, the hysteresis behavior needs to be observed, in order to adjust the
measurement parameters as the sweeping speed, delay and refresh time of the
transistor. This point will be discussed in detail in Chapter 4.5.
Furthermore, the measured mobility depends strongly on the transistor fabrica-
tion. As the charge-carrier transport happens near the semiconductor/dielectric
interface, the configuration of this interface is quite important, concerning
roughness and surface energy and, thereby, the semiconductor morphology
as well. Due to these factors, charge-carrier mobility values reported for the
same semiconductor can differ over a wide range, when measured at different
transistors. Therefore, measured mobility values should be treated as a device
parameter, instead of the material parameter as which it was originally defined.
However, mobility measurements in transistor configuration are often used for
characterization of new materials in organic electronics. OFETs need an effort
for the device preparation and characterization compared with other techniques
for mobility determination like, time of flight (TOF), space charge limited current
(SCLC), impedance spectroscopy (IS) or charge extraction by linearly increasing
voltage (CELIV). Although the obtainedmobility data must be used carefully and
well-considered in its context, OFET measurements can offer a good contribution
for the material characterization and help to evaluate the potential for other
applications as organic solar cells or light emitting diodes. This is especially true
for amorphously growing materials. In case of crystalline growth, the primary
transport direction of charge carriers must be considered. If the charge-carrier
mobilityhas a anisotropy, it canmakea largedifferencewhether the charge carriers
are moving parallel like in OFETs or perpendicular to the substrate surface like in
many electronic devices like OSC, OLED or vertical transistors.
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2.3.4. Threshold Voltage
Another important parameter is the threshold voltage,VT. It defines the switching
gate voltage of the transistor, as it is directly used in Equation 2.29 and 2.30. For
inorganic transistors, this point is well defined, when the gate voltage is high
enough so that inversion is induced at the dielectric/semiconductor interface [29].
In contrast, the organic transistor typically works in accumulation mode, where it
is hard to specify the exact point when the transistor is switching to the ON-state.
As an exception for OTFTs, the transistors presented by Lüssem et al. [72] can be
named that actually work in an inversion mode.
Often VT is evaluated from the transfer characteristic (Equation 2.30) in the
saturation regime. In this case, VT is defined as a parameter for the transistor
behavior at high gate voltage and can be extracted as the intercept of the straight
line with the x-axis in a plot of the square root of ID over VGS (Equation 2.34
and Figure 2.7). Together with the mobility, the threshold voltage delivers a
sufficient description of the transfer characteristic. However, as discussed above,
Equation 2.34 is only valid for an ideal case. In a real device, the plot of the square
root of ID overVGS can be slightly curved, so that the threshold voltage depends on
the range of the gate voltage used for the linear fitting. In such cases, the threshold
voltage evaluated in the saturation regime has no informative value for the linear
regime and does not even represent the switching point of the transistor.
Therefore, several alternative methods for defining a threshold voltage in the
linear regime are advertised by different groups. A couple of such reasonable
alternatives are described and compared in the work of Boudinet et al. [73]. Here
the SD (second derivative) method [74] is exemplarily explained, as it provides a
good describtion for the transistors investigated in this work and was used for all
following extractions of the threshold voltage in the linear regime.
In the SD-method, VT is defined as the gate voltage at which the second derivative
of ID has its maximum. It is easy to understand this method considering a simple
model where ID = 0 for VGS < VT and ID is proportional to VGS for VGS > VT. With
this presumption, the conductivity dID/dVGS becomes a step function that is zero
for ID < VT and a positive constant for VGS > VT. In turn, the second derivative
is a Dirac function that peaks at VGS = VT. For a real measurement the second
derivative will not rise to infinity, but exhibit a maximum value. The method
is sensitive to measurement errors and noise because the second derivative
acts as a high pass filter [73]. To avoid such noise, a detailed measurement is
recommended and a smoothing of the second derivative data might be necessary,
before evaluating the maximum.
Another quite simple possibility to define the threshold voltage is to set a fixed
switching value for ID. In this case, VT is defined as the gate voltage that is
necessary to reach this certain current value. This rather rough approach works
quite well and reliable, when many similar transistors have to be compared.
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Figure 2.8.: Injection barrier at the electrode: a) Lowering of the barrier height by
the superposition of an image charge and an applied electric field, F. b) Energy
alignment for the example of electron injection.
2.3.5. Contact Resistance
The current through the transistor can be limited by the charge-carrier transport
in the semiconductor or by injection and extraction at the contacts [75]. If the
injection is the limiting factor, the transistor characteristic cannot be described by
Equation 2.29 and 2.30. Instead, it is dominated by the potential barrier,Φe/h. This
barrier has to be overcome by the injected electrons and holes. It is defined as the
difference between the work function of the metal, ΦM, and the electron affinity,
AC, or the ionization potential, IC, of the semiconductor, respectively [76].
Φe = ΦM − AC (2.35)
Φh = IC −ΦM (2.36)
The larger this barrier, the higher is the resistance of the charge-carrier injection.
Thus, a low work function of the metal is needed for electron injection, whereas
a high work function, close to the HOMO of the particular semiconductor, for
the injection of holes. At the interface between the metal and the semiconductor,
a space-charge region appears depending on the alignment of the metal work
function and the Fermi level of the semiconductor. This space-charge region
leads to a built-in potential, Φbuilt-in, at the interface (cf. figure 2.8 b)).
If an electric field, F, is applied to the contact, the barrier is lowered by the Schottky
effect. An already injected charge carrier causes an image charge in the metal of
the contact. The superposition of the image charge potential with the applied
electric field reduces the barrier height, ΦB by ∆Φ [14] (cf. figure 2.8 a)):
∆Φ =
√
e3F
4πεε0
(2.37)
The exact size of the injection barrier depends also on surface charges and
35
2. Organic Semiconductors and Thin-Film Transistors
eventually existing dipoles at the interface between electrode and semiconductor.
Thus, it is difficult to predict and needs to be analyzed experimentally. In
Figure 2.8 b) the potential shift at the surface is symbolized by an interface layer
that is transparent for free charge carriers.
There are two ways for charge carriers to overcome the barrier, either by thermal
emission or by tunneling. In case of thermal emission the statistically distributed
thermal energy is sufficient for individual charge carriers to pass through the
barrier. This current is, therefore, strongly dependent on temperature and is
described by the Richardson equation (Eq. 2.38):
jRS = A
∗T2exp(−Φe/h/kBT), (2.38)
with temperature, T, and Richardson constant, A∗, depending on the effective
charge carriermass. The contribution of the tunnel current depends on the barrier
height and the strength of the electrical field next at the electrode. It was first
described by Fowler and Nordheim [77]. The overall result for a Schottky barrier
is given by the Shockley Equation [13]. With the charge-carrier density, n and the
mean velocity of the charge carriers, v0, the current density for the injection reads:
j =
1
4
env0 exp
(
Φe/h
kBT
) (
exp
(
eV
kBT
)
− 1
)
. (2.39)
However, this simple picture is rarely observed in real devices, where rough
and impure interfaces need to be handled. Due to preparation conditions and
morphology aspects of organic materials, enormous deviations in injection are
observed (cf. Chapter 4.1.3). For instance, it has been observed that crucial
differences occur within the preparation, either the organic material is deposited
on top of the metal contact, or vice versa [75]. While metal films can be produced
very homogeneously, organic layers often have a higher surface roughness,
especially in case of crystalline growth in the layer. Thus, the roughness is
usually much larger at an organic-metal interface compared with a metal-organic
interface. In addition, metals are deposited at relatively high temperatures.
Therefore, metal atoms have a high thermal energy, when they arrive on the
surface and, thus, easily penetrate into the organic layer.
Even more important is the fact that many organic molecules build up dipole
moments in their morphological growth on metal interfaces [78]. These interface
dipolesmay substantially shift the energy levels of the semiconductorwith respect
to the Fermi level of the metal [79]. The theory of Mott and Schottky, for instance,
would predict the hole barrier close to zero at a clean interface between gold
and pentacene, while the actually measured barrier is 0.85 eV [80]. This example
demonstrates that the theoretically predicted injection barrier only serves as an
estimation and must be determined in experiment.
However, for an effectively operating transistor, it is important to keep injection
and extraction barriers as small as possible. Otherwise, the transistor would
behave like a Schottky diode instead of the linear electrostatically controlled
resistor that was claimed, especially at small drain voltages. Therefore, electrode
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materials and preparation conditions have to be well chosen and optimized for
the used organic semiconductor. Typical approaches for such optimization are
mentioned in Chapter 2.3.1.
Apart from optimizing the electrode interface, there is also the possibility of
doping the semiconducting layer, which is often used in OLEDs or OSC to
guarantee low injection or extraction barriers. As described in Chapter 2.1.3,
the effect is similar to inorganic semiconductors, shifting the Fermi level of the
semiconductor towards the electrode work function [81]. For transistors, this
method is rarely suitable, as doping should be spatially localized to the contact
area, which is technically difficult to realize for small geometries. Simultaneous
doping of the channel has far reaching consequences and is unwanted in most
cases, since a doped transistor is difficult to turn off. A detailed discussion is
given in Chapter 4.5.2.
Depending on the used transistor geometry (cf. Chapter 2.3.1), there are two dif-
ferent situations for injection: The staggered and the coplanar configuration [82].
In coplanar geometry, source and drain electrode lie directly in the accumulation
channel of the transistor at the interface between semiconductor and dielectric.
Therefore, injected charge carriers directly contribute to the channel transport. It
was shown, for example in simulations of Tessler et al. [83, 84], that in coplanar
configuration, charge carriers can only be injected from the edge of the electrode
that is close to the channel. Thus, the active electrode area available for injection
is quite small, which leads to a large contact resistance in many cases. In the
staggered configuration, the electrode lies face to face with the accumulation
channel and the gate electrode. Hence, the charge carriers can be injected from
the entire surface of the source electrode, driven by the field of the gate electrode.
The disadvantage of this configuration is that the charge carriers have to pass the
whole layer of intrinsic semiconductor in order to reach the accumulation channel
of the transistor. As a result, the injection resistance is significantly dependent on
the applied gate voltage. In addition, the layer thickness of the semiconductor
has a strong influence on the contact resistance. Overall, it was shown by many
examples that with staggered configuration much smaller contact resistance can
be achieved [6, 85, 86].
In case of staggered configuration, the dependence of the contact resistance on
the gate voltage and the semiconductor layer thickness is described by the current
crowding model [87, 88]. In this model, the contact resistance, RC, is calculated
from the injection resistivity, rinj, at the surface of the electrode, the bulk resistivity,
rbulk, of the intrinsic semiconductor layer, and the channel resistivity, rch. The
potential drop over the electrode depends on all three resistivities and can be
described by a differential equation as it was done by Chiang et al. [87]. They
solved this equation and, thereby, introduced a characteristic length, LT, that
indicates the area of the electrode involved in the injection process. LT is given by
LT =
√
rinj + rbulk
Wrch
, (2.40)
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and the total contact resistance can then be stated as
RC = LTrch coth
(
WF
LT
)
, (2.41)
where WF is the width of the electrode. If rinj + rbulk is much higher than rch, the
whole electrode will participate in the injection process. However, if rinj + rbulk
becomes smaller in relation to rch, only a fraction of the electrode close to the
channel will inject the charge carriers.
Principally, it can be distinguished between the contribution of rinj that is an
injection process as discussed above and the contributions of rbulk and rch that are
caused by the transport in the semiconductor. The later are strongly dependent
on the geometry parameters of the device such as the layer thickness of the
semiconductor. However, it is hardly possible to separate these resistivities
experimentally as all three are dependent on the gate voltage.
Even, the total contact resistance can hardly be discussed quantitatively, exclu-
sively based on its transfer and output characteristic, as contact and channel
resistance are connected in series and superposing each other. Thus, special
techniques arenecessary to study the contact resistanceof a transistor independent
from its channel resistance. One possibility is to bring additional electrodes into
the channel and perform a four-point measurement [71, 88], which allows an
extrapolation of the voltage drop across the electrodes (cf. Chapter 3.3.3). Another
method is the preparation of several transistors with a variation of the channel
length [89] or to image the potential profile under a Kelvin-probe atomic force
microscope (KP-AFM). These methods are discussed in detail in Chapter 3.3.3
(TLM) and Chapter 3.3.4 (KP-AFM).
2.3.6. Au-SAMs
To minimize the injection barrier, it is necessary to match the used semiconductor
and the electrode material as accurately as possible. However, the number of
availablemetals and, thus, available work functions is limited, while the diversity
of organic semiconductors covers nearly continuously the energy range between
1 and 10 eV. Already an injection barrier of some 100meV can have a significant
influence on the transistor performance.
In order to adjust the metal work functions, especially for the work functions
above 5 eV, a variety of surface treatments for the electrodes was demonstrated
in literature. The method of plasma treatment, for instance, provides a relatively
simple way to vary the work function in a certain range, but is limited to values
smaller than the original value of the pure metal [90, 91](cf. Chapter 4.1.3. Apart
from that, the usage of self-assembled monolayers (SAM) is quite popular and
offers multiple possibilities to manipulate the work function. A self-assembled
monolayer is a single molecular layer that forms spontaneously, when the
substrate is immersed with a solution of an appropriate reactive surfactant. In
this regard, organothiol-based SAMs on gold electrodes [92] are prevalent.
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The molecule of such a SAM consists of two functional groups. On one side of
the SAM, there is an anchor group that needs a strong binding with the electrode,
while on the other side, there is the head of the SAM that has the function to
reduce the injection barrier. For organothiol-based SAMs, the anchor is simply
a thiol-group with its sulphur atom is attaching to the gold electrode. The head
of the SAM exhibits a dipole moment that lowers or enlarges the electrode work
function depending on the purpose. [79, 93] To adapt direction and magnitude of
the dipole moment, different functional groups can be attached, like e.g. alkanes
or fluorinated alkanes. A common example is 2,3,4,5,6-pentafluorothiophenol
(PFBT), where the head of the SAM is a fluorinated benzene molecule. Due to the
variety of available SAMs, a whole range of work functions can be covered (see
e.g. Boudinet et al. [89]). Besides this shift in work function, a positive effect on
the molecular growth of the organic semiconductor can be observed in several
cases [94]. However, such effects are hardly predictable and need to be tested
experimentally for each material system.
As the SAM is built up from solution, its deposition implies an additional, error-
prone process step for the transistor preparation. Especially, residual SAM
molecules in the area of the transistor channel could degrade the transistor
performance. Once the process is well controlled, reproducibility can even be
improved, because small roughnesses or impurities on the metal surface can be
compensated.
2.3.7. Dielectric
Agooddielectric has to fulfill three important functions [11] [95]. First, the leakage
current between channel and gate electrodemust be prevented via good electrical
impermeability. Second, the dielectric needs a high capacity, so that the transistor
can be operated at adequate gate voltages. Third, in addition it should exhibit
a smooth, clean, and stable interface towards the semiconductor that contains as
little surface trap states as possible and allows high charge-carrier mobility.
The first two requirements are mutually contradictory with respect to the layer
thickness. On the one hand, it is necessary to ensure a certain thickness to gain
electrical stability; on the other hand, the layer should be as thin as possible in
order to minimize the threshold voltage. A material is needed which provides a
layer thickness that is as small as possible, for a good compromise between high
capacitance and low leakage current. Another way to reach a high capacity is
the usage of dielectric materials with a high dielectric constant ǫr. For example
materials like barium strontium titanate with ǫr = 16 [96] or TiO2 with ǫr = 41 [97]
can be used to reduce the driving voltage of the transistor far below 10V. Even
aluminium oxides (ǫr = 7 − 10) are an improvement compared to the often used
silicon oxide (ǫr = 3.9) regarding the dielectric constant.
More complicated to predict is the electrical influence of the interface to the
semiconductor. In any case a low roughness of this interface is necessary to
provide good transport properties in the channel. First, a rough interface may
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interfere the straight motion of charge carriers. Second, it strongly influences the
growth of the organic layer and may lead to additional trap states. Besides
the layer roughness, surface energy and texture are very important for the
semiconductor morphology. Anisotropic ordering of the molecules and their
interaction with the dielectric surface causes electrical surface states. In case of
unfavorable energy alignment, these surfaces states can operate as additional
deep or shallow trap states that could strongly influence the transport properties
of the transistor.
One more important point for the choice of the dielectric material is its behavior
under permanent electrical bias-stress conditions, as it is discussed in Section 2.3.9
in more detail. For this issue, materials such as Cytop [12] show extraordinary
properties of stability, but on the other hand they do not allow the design of low-
voltage transistors. Concerning the application and mass production of organic
transistors, additional functionalities become more relevant, such as flexibility or
transparency, low-cost materials and low-temperature processing. Since these
abilities represent the main advantages of organic electronics, they are quite
important and dominate the choice of material depending on its purpose. Thus
motivated, there are concepts of full-organic transistors using organic dielectric
materials [98]. With regard to all these different requirements for the dielectric
layer, it can be productive to use a stack of two or morematerials [99]. In this way,
requirements like electrical stability and smooth roughness can be distributed to
different materials, but mostly this happens on expense of layer thickness and is
not suitable for low voltage transistors.
Dielectric SAMs
Due to critical impact of the dielectric-semiconductor interface concerning the
overall performance of the transistor, there have been many efforts to optimize
the surface of the dielectric over the past years. A quite popular approach is the
surface passivation with SAMs. These monolayers are deposited on the dielectric
surface and have the function to provide good conditions for the growth of the
semiconductor and to avoid electrical surface trap states.
Inorganic oxides such as silicon oxide or aluminum oxide are often used as
dielectric materials [95]. These materials have already been studied very well
due to their importance for the inorganic semiconductor industry. They can be
produced by thermal oxidation, well controlled, in high purity, andwith a smooth
surface. Along with the usage of a heavily doped silicon wafer or an aluminum
electrode as gate contact, this can be a comfortable and reliable basis for organic
transistor geometries.
Just these oxides often show surface traps that are relevant for conventional
organic semiconductors. Therefore, self-assembled monolayers are often applied
to these materials. Similar to the self-assembled monolayer used on source and
drain electrodes, these channel SAMs consist of two functional groups. On one
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chips increase in an exponential manner. Established in 1965 by Gordon Moore,
this rule found confirmation in various versions until the recent past, and
is acclaimed as the proof of triumphant technical progress in semiconductor
industry. Such rapid progress is primarily achieved by step by step scaling of
the devices to smaller structures. In doing so, the geometric parameters of the
transistors are shrunken proportionally to each other by a factor k, such that
the magnitudes of the electric fields remain unchanged from the original device
(constant-field scaling). In constant-field scaling, the channel dimensions (W
and L), the dielectric thickness di, and the source and drain junction depths are
scaled by 1/k while the substrate doping concentration is proportional to k. To
maintain the constant field condition, the applied voltages must also be scaled
by 1/k. The resulting device has a threshold voltage that scales as 1/k and a
cut-off frequency and packing density that scale as k2. Due to reduced voltages,
the power consumption is decreased and due to enlarged cut-off frequency and
packing density, the chip performance is enhanced, while size of the chip and
production cost (apart from more complicated lift-off techniques) stay constant.
Crucial for this successful process is the condition of constant-field in the device
and, therefore, proportional miniaturization. Equations 2.29 and 2.30 describe
the transistor behavior for long channel lengths. As mentioned in Chapter 2.3.2,
these equations are only valid, if the transverse electric field is much larger
than the longitudinal electric field (VDS/L << VGS/di), at least by a factor of
ten [103]. Therefore, deviations from the ideal long channel behavior can occur,
commonly referred to short-channel effects, if the channel length is reducedwhile
other geometry parameters, particularly thickness of the gate dielectric, stay
constant. Short-channel behavior includes several effects, the most important
will be described in the following:
• The contact resistance becomes more relevant for transistors with short
channel length, as already discussed above (Chapter 2.3.5). With shorter
channel length, the channel resistance is decreasing, while the contact
resistance stays constant. The critical channel length depends on the
absolute value of the contact resistance as well as the charge-carrier mobility
that affects the channel resistance. When the contact resistance becomes a
dominant influence on the transistor, a diodic bending for small voltages in
the output characteristic is observed.
• Channel length modulation is characterized by the inability of the source-
drain current to saturate above the pinch-off point [103]. For a dielectric
capacity of about 15 nF/cm2, this effect is observed for channel lengths
smaller then 20µm. In this case, size of the depletion zone at the drain
electrode is no longer negligible compared to the channel length. With
increasing drain voltage, the depletion zone is enlarged and, therefore,
the effective channel length reduced. Thus, ID is increasing although the
transistor should already be in saturation regime.
• For even smaller channel lengths (L < 5µm relative to Ci = 15nF/cm2), the
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effect of non-destructive current punch-through becomes relevant. Then
the electric field along the channel becomes so high that space-charge
limited current dominates the charge-carrier transport inside the channel.
Independent ofVGS the current is proportional toV2DS in this case, and shows
a diode-like current increase instead of saturation.
• Another effect gets visible in the transfer characteristic of the transistor
that is called threshold voltage roll-off. For short channel lengths, the
longitudinal electric field at the electrodes is strong enough for electric field
assisted injection. Thus, the charge-carrier density increases even for low
gate voltage and the sub-threshold current becomes VDS dependent [103].
As a consequence, the threshold voltage is generally reduced and changes
with VDS. For very short channel lengths, VT even becomes positive, so the
transistor is already switched on at VGS = 0.
2.3.9. Stability and Bias-Stress
If organic transistors are to be seriously used in electric devices, they need, in
addition to good performance, a good long-term stability. Many organic semi-
conductors tend to reactwith oxygenorwater, or needprotection againstUV light.
Therefore, it is important to select the materials with regard to their durability
or to protect them from the environment by means of appropriate encapsulation.
In addition to this chemical instability of the molecules, the electrical stability
plays a major role. Under the influence of the applied electric fields during the
operation of the transistor, permanent changes are triggered by reorganization of
polar molecules or drifting ions in the device. All these phenomena are material-
specific problems and can be summarized under the topic of degradation, as they
cause irreversible changes of the transistor performance.
However, the phenomena of reversible charging effects in the working transistor
are called the bias-stress behavior. In this context, an OTFT continuously driven
with constant voltage on the gate and drain electrode shows a current decrease
between source and drain electrode over time. Commonly this behavior is
described as a stretched exponential decay of the threshold voltage, VT, in
formula 2.42:
∆VT(t) = VT(t) − VT,0 = VT,sat(1 − exp(−(t/τ)β)). (2.42)
It is explained with a slow charge trapping inside the transistor forming an image
charge of the gate electrode [104]. Therefore, VT shifts towards the applied
value of gate voltage and lowers the current flow until it reaches a maximum
thresholdvoltage atVT,sat. Suchobservations of bias-stresswere reported formany
material systems with different semiconductors on silicon oxide (SiO2) [105, 106]
as well as for transistors with organic dielectric layers [98, 107]. Typical values
for the bias-stress time constant, τ, in formula 2.42 are in range of 104s and
are observed to strongly depend on transistor preparation and measurement
43
2. Organic Semiconductors and Thin-Film Transistors
conditions. Especially, temperature, ambient conditions as humidity [108], light
exposure and stress voltage were found to have important impact. Meanwhile,
the stretching exponent, β, was observed to be more or less constant in range
of 0.4. Especially remarkable is bias-stress behavior upon variation of the gate
voltage. Aneffect called anomalousbias-stress [109] occurs, if the stressingvoltage
is reduced to a lower value after a previous stress period. In this case, the
current undergoes a recovery until a certain maximum before it starts to follow
the normal bias-stress characteristic again. The most convincing theories for the
reasons behind the bias-stress degradation are deep trap states in the organic
semiconductor, polarization of the dielectric layer and charge-carrier transport
from the accumulation layer of the transistor into the dielectric. Lee et al. [107]
gave a theoretical description of charge carrier moving into the dielectric layer
by diffusion and drift transport. In case of diffusion transport, they predict the
typical stretched exponential shift of the threshold voltage, whereas in case of
drift transport they expect a stretched hyperbola behavior. The group of Bobbert
presented also good arguments that the transistor is charged in the dielectric layer.
They performed scanningKelvin-probemeasurements on the dielectric stack after
delaminating of the stressed semiconductor [110] and observed the charging in the
dielectric layer. In addition they found a model to describe even anomalous bias-
stress [111] with electrical charges moving into the dielectric. In their conception,
diffusion of protons that occur from electrolyzed water at the SiO2 interface are
responsible for this transport. This thesis agreeswellwithprevious investigations,
where humidity was identified as the most important activator for bias-stress
effects [108]. Nevertheless, it cannot be excluded that observed bias-stress effects
are a superposition of various charging and polarization effects. Polarization of
the dielectric, for instance, might not be a problem for OTFTs prepared on silicon
wafers, but for other dielectric materials this can become a main factor [98].
The bias-stress can be described by measuring the decrease of VT as described in
formula 2.42, but this procedure leads to an interruption of the bias-stress for each
measurement point. Alternatively, the current decrease can be measured directly
during stress time. With the condition that VT will reach the value of applied VGS,
ID will decrease with the same time constant but double stretching exponent as
displayed in Formula 2.43:
VT,sat = VGS − VT,0, (2.43)
ID = I0 ∗ exp(−2(t/τ)β). (2.44)
2.4. Device Simulation
The device simulations that are presented in this work are conducted with the
program Genius Device Simulator. Genius is a simulation tool distributed
by Cogenda Pte Ltd. (Singapore). The source code version used here is an
open source version. With this software the generation and simulation of two-
dimensional device geometries is supported. In this framework new material
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classes can be defined and models for material parameter implemented, e.g. for
the charge-carrier mobility.
Genius follows the tradition of the continuous development of device simulation
softwares. Since the early sixties of the last century, e.g. by Gummel et
al. [112], drift-diffusionmodels has beenwidely used in the semiconductor device
simulation. Thereby, the drift-diffusion model can be achieved by the following
approximations from hydrodynamic model:
• The speed of light is much faster than charge-carrier speed (not relevant for
the transistor simulation).
• All collisions are elastic.
• Energy levels do not change during collisions.
• The temperature of the charge carriers equals to the lattice temperature and
keeps equilibrium.
Genius is based on PISCES that was originally by introduced from the university
of Stanford [113]. A more detailed derivation of the formalism can be found in
the manuals of device simulators that are commercial available, e.g. Atlas [114]
by Silvaco or the full version of Genius [115].
The problem that needs to be considered is formulated from electrodynamics.
Therefore, for the main part the following set of partial differential equations
needs to be solved, namely the Poisson equation, alongwith the hole and electron
continuity.
∂2Φ(~r)
∂~r2
= − e
ǫǫr
(nn − np +N+D − N−A), (2.45)
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with n and p representing the electron and hole densities, N+D and N
−
A representing
the ionized impurity concentrations of both charges, U and G representing
recombination and generation rates. ~Fn/p describes the effective electric field that
appears for each type of charge-carrier.
The freely configured geometry with specified areas and interfaces of the simu-
lated devices delivers the boundary conditions for the solving of the differential
equations. A mesh transmits these conditions into the simulation. Its nodes
define points for that the parameters such as potential, electrical field strength,
charge-carrier densities etc. are at each iteration of the simulation.
For the numerical solving Genius supplies several solvers [115]. Most of the
simulations that are carried out in this work were performed with the UMFPACK
solver that is based on the principle of the Newton method.
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In this chapter, used materials, process of sample preparation, and the methods
for the measurement and characterization are described.
3.1. Materials
All materials that were used for this work shall briefly be presented in this
chapter. Several organic semiconductors were investigated concerning their
performance in organic thin-film transistors. In addition, different electrodes,
dielectric materials and self-assembledmonolayers were used. For all evaporated
materials, a high purity was ensured by double gradient sublimation.
Organic Semiconductors
Transistors that were prepared in cooperation with the industrial partner are
based on the polymer semiconductor (SSC) that is deposited from a solution.
At the IAPP, transistors were prepared with a multitude of small molecule
semiconductors that were deposited by vacuum sublimation (cf. Chapter 3.2.2).
A selection of interestingmeasurements is presented inChapter 4.1. Thematerials
shown there are:
• Pentacene that is strongly represented in the literature as a high-
mobility semiconductor in OFETs and dinaphtho-[2,3-b:20,30-f]thieno[3,2-
b]thiophene (DNTT) that is an air-stable correspondent, where the middle
benzene ring of pentacene is replaced by two thiophene rings [116].
• Zinc-phthalocyanine (ZnPc), tetrafluoro-zinc-phthalocyanine (F4-ZnPc), di-
indenoperylene (DIP), and the Buckminster fullerene (C60) that were often
used as absorber materials in solar cells, ZnPc and DIP as a donor materials
and C60 as an acceptor.
• Two specialized materials: The transparent N,N,N’,N’-Tetrakis(4-
methoxyphenyl)-benzidine (MeO-TPD) and aza-boby-thio, an infrared
absorber.
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3.2.1. Sample Preparation in cooperation with the industrial
partner
The sample preparation in cooperation with the industrial partner is described
below. Since the PET substrate is flexible and to avoid the effect of distortion
during processing, it is laminated on a rigid carrier material during the process.
On this substrate, designs of capacities and transistors are defined by the choice
of masks for the patterning of the electrodes. The individual process steps in the
fabrication of the transistors are enumerated in the following:
• The PET foil is laminated on a rigid carrier.
• The PET substrate is carefully cleaned.
• The metal for source and drain electrodes are deposited by sputtering with
a thickness of 95 nm.
• Source and drain electrode are structured by a lift-off process.
• After removal of the resist, the surface of the Au electrodes is exposed to a
UV-treatment, before a SAM is deposited from solution.
• The semiconductor SSC is deposited from solution to a homogenous film of
50 nm.
• The dielectric stack is build up in two individual layers. DE1with a nominal
thickness of 150 nm and DE2 with a nominal thickness of 400 nm, having
the complete stack a capacity of Ci = 2.78 nF/cm2.
• Finally, the Au gate electrode is evaporated through a shadow mask.
In this way, a staggered top-gate transistor geometry is produced as shown in
Figure 3.7 The transistors are annealed at a temperature of 80 ◦C in order to get
rid of the residual solvents.
PET substrate
Adhesion layer
Au source/drain
SSC
DE1
Au gate electrode
DE2
Figure 3.7.: Staggered transistor geometry of the transistors prepared in cooperation
with the industrial partner. Due to the top-gate production, a step in the SSC occurs
above the source and drain electrode.
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Sample Design
In this work, transistors with different electrode designs were used for the
investigations. Three different designs of the source and drain electrodes were
used for matrix transistors, modeling transistors and four-point-probe structures.
• Thematrix transistors are implemented in amatrix of transistors. Thewiring
is relatively long and prone to leakage currents. The area of the transistors
is strictly limited in order to reach a high integration density. Thus, the
channel width is limited to 549.5µm. These matrix transistors are available
in large quantities on the same substrate, thus, good statistics are possible.
• Modeling transistors are separate structures. These transistors are much
larger and, therefore, provide a large channel width of 97500µm. For
measurements, their electrodes are directly contacted with needles.
• The four-point-probe structures are processed in the same way as the
modeling transistors, but have four electrodes. In contrast to the matrix
and modeling transistors, their source and drain electrode are, thus, not
arranged in interdigitated fingers but in parallel lines.
3.2.2. Sample Preparation at IAPP
OFET-Chip
As a basis for transistors manufactured at the IAPP, the substrates shown in
Figure 3.8 and 3.9 were used. These OFET-chips were delivered from Fraunhofer
Institute for Photonic Microsystems (IPMS) (Dresden, Germany) and are cut
from a highly conductive p-doped Si wafer that acts as the gate electrode. The
wafer is covered by a thermally grown layer of silicon oxide with a thickness
of 230 nm, which exhibits a measured capacity of Ci=14.63 nF/cm2. Au micro
structures with a thickness of 30 nm for source and drain contacts are prepared on
top of the silicon dioxide in a lift-offprocess. For improved adhesion between gold
electrodes and silicon oxide, a few nanometers of ITO is used. The gold structures
consist of 0.25mm2 sized contact padswhichare connected to the electrodefingers.
The fingers of corresponding source- and drain contact are interdigitated at a fixed
distance that defines the channel length, L, of the transistor. The length of these
fingers represents the channel width, W, which is 10mm for all transistors. On
a chip with size 15×15mm2, 16 of these transistor structures are arranged. In
each case four different transistors of four different channel lengths are provided:
2.5µm, 5µm, 10µm and 20µm. Additionally, five gold pads with defined size
for capacity measurements are available. The complete chip layout is shown in
Figure 3.8.
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Figure 3.10.: Photograph of a chip carrier for the OFET-chip.
on the surface of OFET-chip. In this way, heating of the chips up to 100 ◦C before
and during the evaporation is possible.
Evaporation of Semiconductors
Before evaporation, the OFET-chips were prepared and mounted on the chip
carrier in a laminar flow box. From the flow box the chips were moved through
a load lock into a nitrogen glove box. In order to prevent degradation of the
used materials, the partial pressures of oxygen and water vapor in the glovebox
are kept below a 1ppm. From this glovebox the samples entered the lock to the
multi-chamber evaporation system.
In the evaporation chambers, thin layers of organic semiconductors were pro-
duced by thermal evaporation in high vacuum at a base pressure of p<10−6mbar.
At the IAPP two similarly equipped systems were available: The ESK (Evapo-
ration System Königbau) by the company CreaPhys GmbH (Dresden, Germany)
and the UFO1 by Bestec GmbH (Berlin, Germany). The ESK system consisted of
three separate vacuum chambers which are connected directly to the glovebox.
For insertion and removal of the samples, the chamberswere ventedwith nitrogen
and opened to the glove box. In contrast, the UFO1 system exhibited a vacuum
handler in its centre. This handler moved the substrates between several radially
arranged chambers without breaking high vacuum. To ensure the purity of the
materials during the evaporation process, separate chambers for deposition of
p-doped, intrinsic and n-doped semiconductors as well as metal layers were
available.
The equipment of the individual chambers and the quality of the vacuum was
equivalent for UFO1 and ESK. Each chamber contained several evaporation
sources from CreaPhys GmbH (Dresden, Germany). The organic material was
stored in alumina crucibleswhich are heated by a heating coil. The temperature of
the evaporation cruciblewasmeasuredby aNi/CrNi thermocouple and controlled
by a controller of the company Eurotherm (Limburg, Germany). During the
thermal vapor deposition, the sample was located in a distance of about 25 cm
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above the relevant crucible. At this distance, a homogeneous vapor deposition
was reasonably assured. During the process, the deposition rate was measured
by a quartz oscillator that has been positioned sideways to the source and was
previously calibrated by comparison with a reference oscillator crystal at the
sample position. The frequency of the quartz resonator changes, due to the mass
of the evaporated material. From this change, the quartz oscillator monitor of the
company Leybold Inficon Inc. (Bad Ragaz, Switzerland) calculates both, the film
thickness and the deposition rate as its derivative in time.
Therefore, the density of the evaporatedmaterial was required for the calibration.
The deposition rate was regulated on a constant level during film growth,
beginning and end of growth was defined by opening and closing of a shutter
between the sample and source. The area of deposition on the substrate can be
controlled by several masks that were available in the chambers. For preparation
of blend layers or doped layers, two materials were coevaporated from different
crucibles. Both evaporation rates were controlled by two separate quartz-
monitors as sketched in Figure 3.11. To ensure high accuracy of the doping
concentration, for some samples a rotary shutter was used, as it is described
by Tietze et al. [121]. On this way, the mixing ratio can be well adjusted
during the deposition. Unless otherwise indicated, 30 nm of the semiconductor
source 1 source 2
quarz 1 quarz 2
substrate
HV (p < 10⁻6 mbar)
Figure 3.11.: Sketch of vacuum chamber during coevaporation of two materials. The
deposition rate of each material is monitored via separate quartz sensors. Not
displayed in this sketch are the shutter and the shadow mask between source and
substrate.
were deposited on the prepared OFET-chips in order to complete the bottom-
contact, bottom-gate transistors. Subsequently, all samples were led across to the
measurement station under nitrogen atmosphere without exposure to air.
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Spincoater
Alternatively to the thermal vapor deposition, spin coating was available as a
deposition process for organic thin films at IAPP. Therefore, the sameOFET-chips
as used for evaporationweremounted on a tool fromBLE Laboratory Equipment
GmbH (Radolfzell, Germanny) model Delta 10, by a vacuum exhaust. In order
to combine the geometry of the OFET-chips with the semiconductor from the
industrial partner, the same SSC solution was used.
In addition to the concentration of the solution, the acceleration, the duration
and the speed of rotation are relevant for the thickness of the thin-film. Theses
parameters were calibrated so that a layer thickness of 50 nm was formed.
Afterwards, the chips were passed through a baking step, analogous to the
preparation in cooperation with the industrial partner. For this, a temperature of
80 ◦C and a baking time of 10min was chosen. This preparation happened under
ambient conditions.
Figure 3.12.: Photograph Spincoater.
3.2.3. Staggered Transistors at IAPP
As an additional kind of preparation, also staggered transistors were prepared at
the IAPP. These transistors were only used for a measurement series concerning
the bias-stress stability in Chapter 4.5.2. They were analogously processed to
the depletion transistors investigated by Luessem et al. [72]. The staggered
transistors consist of aluminium gate electrodes on a glass substrate, 120 nm
of Al2O3 dielectric layer deposited by atomic layer deposition (ALD, FHR
Anlagenbau(Dresden, Germany)), a 6 nm thin p- or n-doped layer of pentacene
and 40 nm of intrinsic pentacene. The source and drain contacts were defined
by shadow masks on top of the pentacene layer and consist of 50 nm of p-
doped pentacene (F6-TCNNQ, 4wt%) to ensure efficient injection and 50 nm of
aluminum. Within these electrodes a channel length of 300µm and a channel
56
3.3. Sample Characterization
width of 20mm was realized. All organic layers were evaporated in a UHV tool
at a base pressure of 10−7mbar. Before transferring the samples to air, the samples
were encapsulated in a glass-glass encapsulation under nitrogen atmosphere.
3.3. Sample Characterization
3.3.1. Electrical Measurement Setup
Setup at IAPP
Themeasurement setup for characterization of transistors at the IAPPwas located
in a glovebox, to prevent a degradation of the organic materials. In this way, it
was guaranteed that the partial pressures of oxygen and water vapor did not
exceed 1ppm. For better handling, but also for an electrical insulation from the
glove box, the setup was mounted on a small table four legs of stainless steel and
a table top made of PVC (c.f. Figure 3.13). A copper block was installed on this
table with drill holes, where the chip holder can be screwed. The copper block
was electrically connected to a source measurement unit (SMU) of the model 2400
from Keithley for the gate contact of the transistor. Due to the copper plate of the
chip holder that was bolt down to the copper block, chip holder and the silicon
wafer of the OFET-chip were connected to the SMU as well. Due to small contact
pads (cf. Figure 3.8), micropositioners were required to apply electrical contact to
the source a drain electrodes. For this purpose, micropositioners from Signatone
(type series S-750 with Pivot Head) were used, as shown in Figure 3.13. Both
micropositioners were connected to another SMU from Keithley, model 2611A.
As shown in Figure 3.14, the source contact was set to ground and also connected
with the low output of the gate SMU Keithley 2400. This ensures that the two
voltages, at the gate and drain electrodes, were measured relative to the same
level, the level of the source electrode.
During the measurements, both SMUs were controlled via a GPIB interface of a
computer program created in Python. The measured data were stored in FMF
format [122]. Therefore, the header of the data file quotes all relevant information
of the measurement, such as used materials, transistor position on the chip, room
temperature, or set of measurement parameters.
Cryostat
The temperature-dependent measurements were performed with a cryostat
(Model: STVP-100) provided by the company Janis research Co. (Wilmington,
USA). The cryostat was cooled by a continuous flow of liquid nitrogen. In the
process, the nitrogenwas flowing out of a supply tankwith an adjustable pressure
control. It was led through a needle valve into the thermally isolated cryostat.
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Figure 3.15.: Photograph
of the sample arm from
the cryostat. Samples
are mounted at the lower
end and inserted into the
well isolated and nitrogen
cooled cryostat.
Upon entry of the cryostat, the inflowing stream of
nitrogen was regulated to the desired temperature
with an electric heating resistor. Thereby, the tem-
perature and the heating power were controlled by
temperature controller of the company Lakeshore
(model 332 Temperature Controller). The heating
resistor had a power output of 50W. In order to
extend the temperature range of the cryostat, the
nitrogen flow could be manually controlled with
a valve of the supply tank. Such tempered, the
nitrogen flow was used to cool the measurement
sample. This procedure ensured a homogeneous
and constant temperature during the measurement.
The sample was mounted on a copper block, which
was permanently cooled by the liquid nitrogen flow.
In addition to the measurement point at the heating
resistor, the temperature was also measured at the
copperblock close to the samplebya chromel-alumel
thermocouple. With this setting, a temperature
range from77.15K (liquid nitrogen) to a temperature
of about 500K was available for the measurements.
However, the upper end of the temperature scale
was finally limited by the degradation of the samples
that already started at temperatures below 400K
(cf. Chapter 4.3) The contacting of the samples was
realized by spring contacts, which were fixed with a
mask screwed onto the copper block. In order to use
this fixed architecture for different sample layouts,
the sample substrates were trimmed with scissors
and the contact padswere adjustedwith silver paste.
Lab of the Industrial Partner
The samples prepared in cooperationwith the indus-
trial partner could be measured locally in the clean
room. The used semiconductor SSC is stable at room
conditions. Therefore, the sample couldbeproduced
and measured in the clean room air without any
encapsulation. For the measurements, a parameter
analyzer from Keithley (model 4200) was available.
This analyzer included four individual SMUs and an
unit for impedance spectroscopy (4200-SCS module
with multi-frequency support in range from 1 kHz to 10 MHz) that could be
easily controlled via pre-installed Keithley software. To contact the transistors, a
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multitude of micropositioners was available that could be freely arranged on an
iron plate, magnetically held. The contacting and measurement was analogous
to the setup of the IAPP, described above.
Since the substrate of the transistors was made from PET, the transistors could
be cut out with ordinary scissors and adapted to the respective measurement. In
this manner, e.g. leakage currents could be significantly decreased.
3.3.2. Parameter Extraction
As described in Chapter 2.3.2, most of the parameters for the transistor charac-
terization could be obtained from the transfer and output characteristic. In order
to chart a complete picture of the transistor, typical transfer characteristics for
VDS of -1, -5, -16, -30, -40, -50, and-60V were recorded in forward and backward
direction. Additionally, an output characteristic with a variation of VDS with
increments of 1V and a variation of VGS in steps of 10V, in the range of each 0 to
-60V was measured. According to the performance of the individual transistors,
and the used semiconductor materials, this procedure was adjusted. For instance,
the electron conduction as described in Chapter 2.3.2, was measured at positive
voltages.
From these data, mobility, threshold voltage, ON-current, OFF-current, and
ON/OFF-ratio could be determined. The hysteresis, however, played an im-
portant role for the parameter extraction. In addition to the properties of the
examined transistor, the hysteresis depends also on the measurement schedule,
concerning the measurement speed and, therefore, the history of the transistor
at each measurement point. For this reason, it was possible to set different
times for delay and refresh during the measurement. In this case, the delay
time describes a time after setting the voltage and before current measurement,
while the refresh time defines a time interval between two measurement points,
duringwhich all electrodes are grounded, so that the transistor can be discharged.
The influence of this measurement modifications is detailed discussed in Chap-
ter 4.5.1. For impedance spectroscopy, the Keithley SMUs could be replaced by a
potentiostaten from Autolab (model PGSTAT302N) with a frequency range from
1µHz to 1MHz and applied bias in the range from -10 to +10V.
Bias-Stress Measurements
The bias-stress measurements were carried out on the same experimental set-ups
as theprevious characterization, either in thegloveboxundernitrogenatmosphere
or in cryostat under continuous nitrogen flow and at defined temperatures. All
these measurements were executed without exposure to light.
For each measurement, a custom Python script was used for controlling the
Keithley SMUs. In this way, the schedule of the measurement was individually
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defined, consisting of periods with permanent applied voltages and transfer
characteristics to observe the shift in threshold voltage (cf. Chapter 2.3.9). The
results are discussed in Chapter 4.5.
3.3.3. Contact Resistance
A very important parameter is the contact resistance, but it is difficult to access.
Techniques that are suitable for thin-film devices tend to fall into four categories,
namely, equivalent circuit models, transmission line methods (TLM), four-point-
probe measurements and Kelvin-probe atomic force microscopy (KP-AFM). All
these techniques have different drawbacks. Equivalent circuit models already
require a good knowledge about the investigated transistor, TLM is performed
on various transistors with different channel length and, thus, struggles with
statistical fluctuations of preparation. Four-point-probemeasurements are carried
out using additional electrodes in the transistor channel, which in turn influence
the transistor, andKelvin-probemeasurements arevery time consuming (charging
transistor) and only possible with corresponding transistor geometries.
Kelvin-Probe measurements are described in Chapter 3.3.4. In the following, the
methods for the four-point-probe measurement and transmission line method
are discussed. Both methods have in common that they are limited to the linear
regime of the transistor, as they act on the assumption of a linear potential profile
in the channel.
Four-Point-Probe Measurement
With the assumption of a linear potential profile along the transistor channel, the
total resistance of the transistor can bedivided into three parts. Injection resistance
at the source electrode, S, ejection at the drain electrode, D, and the linear
channel resistance, Rch. In order to perform four-point-probe measurements,
two additional electrodes, E1, and, E2, (cf. Figure 3.16) were installed at two
points in the channel. These electrodes were used as sensors for the electrical
potential in the channel. From this two measurement points, the resistance of the
entire channel can be extrapolated via the voltage drop between the two electrodes
VE1 − VE2 and their spacing xE1 − xE2:
Rch =
VE1 − VE2
xE1 − xE2
L
ID
(3.1)
The contact resistance of an electrode is then directly proportional to the voltage
drop at the edge of the electrode and, therefore, can easily be calculated for known
channel resistance:
Rsource =
VE1 − VS
ID
− xE1
L
Rch (3.2)
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Figure 3.17.: Idealized plot for TLM evaluation. The measured transistor resistance
depends linearly on the channel length. The contact resistance is given by the
intercept with the y-axis. While the channel resistance is reduced for increasing gate
voltages, represented by different colors, the contact resistance remains constant.
Transfer Line Methode
In contrast to four-point-probe measurements, the transfer line method does not
require a change of the transistor geometry. Instead, a set of identical processed
transistors with different channel lengths is considered. The precondition of the
transistor isworking in the linear regime is also required here. Thus, Equation 2.29
is valid, but in this equation, the contact resistance neglected. It describes the
channel resistance as:
Rch =
L
CiWµ
1
(VGS − VT − VDS/2) (3.4)
For VGS >> VDS, this equation can be reduced. The total transistor resistance is
than given by the sum of channel and contact resistance:
Rtr =
L
CiWµ(VGS − VT) + RC (3.5)
Therefore, the transistor resistance is a linear function of the channel length. The
gradient depends on the charge carrier mobility and the intercept with the y-
axis represents RC. Plotting the total transistor resistances for different channel
lengths and different gate voltages in the same graph produces a picture as shown
in Figure 3.17. The contact resistance can then graphically be determined as the
intersection point of the linear fits to the total resistances at different gate voltages.
63

3.3. Sample Characterization
driven by piezo motors. From the tip deflection and the position data of the piezo
motors, a map of the surface can be created. A distinction between a contact
mode, in which the tip moves over the sample, while it is directly in contact with
the surface, and a non-contact mode where the tip oscillates close to the sample
and the attenuation of the vibration monitors the interaction with the sample
surface. The so-called tapping mode is a mixture of these twomodes; thereby, the
tip oscillates very close to the probe and touches the surface with each vibration.
The interactions between tip and surface during the measurement, and, thus, the
mapped properties of the sample, are critically dependent on the texture of the
tip and the selected measurement mode. Apart from van-der-Waals interaction,
electric, magnetic or mechanical abilities can be displayed by specialized AFM
techniques. Detailed presentation of this microscopy technology can be found in
literature [123].
Kelvin-Probe AFM is such a specialized type of AFM microscopy. In this case,
electrostatic interactions between the tip and the sample surface are considered.
Thus, the tip is coated with a metal (e.g. gold), electrically contacted and set onto
a certain potential. The tip and the sample must be grounded towards the same
potential, then their electrostatic interaction can be quantitatively evaluated. In
this way, a potential map of the surface can be recorded, e.g. the surface of a
transistor channel.
In thiswork, transistorswith bottom-contact andbottom-gate, based on theOFET-
chips described in Chapter 3.2.2 were used for KP-AFM measurements. The
measurements were performed on the AFM microscope Combiscope 1000 from
AIST-NT (Novato, USA) with a gold-coated silicon tip.
3.3.5. UPS Measurement
Ultraviolet photoelectron spectroscopy (UPS) is based on the external photo effect
which describes the emission of electrons upon excitation with ultraviolet light.
The concept of external photo effect can be traced back to experiments byHeinrich
Hertz in 1886 and its theoretical explanation by Albert Einstein in 1905. In the
measurement setup, the sample is irradiated with ultraviolet monochromatic
light. The photons of this light are absorbed by electrons at the surface of the
sample. Due to high energy of the photons that is given to the electrons, they are
able to overcome the work function of the sample - the external photo effect takes
place. In such way emitted, the electrons are accelerated by an external electrical
field towards the analyzer and evaluated in terms of their kinetic energy. As
the photon energy is exactly defined, from the kinetic energy distribution of the
electrons, their energy distribution on the sample surface before irradiation can be
recalculated. Dependingon theusedphoton energy, either thedensity of occupied
valence states or the core levels of the atoms is probed. Thus, the investigated
sample can be analyzed concerning its consisting elements and the work function
of metals or the HOMO distribution of organic semiconductors can be measured.
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3. Materials and Methods
For this work, glass substrates with an evaporated gold electrode were measured.
Focus of investigation was either the gold electrode itself and its preparation with
plasma and SAMtreatment (cf. Chapter 4.1.3), or a layer of organic semiconductor
that was deposited by spin coating on top of the gold electrode as described in
Chapter 3.2.2. In both cases, the metal electrode was required to refill electrons at
the sample surface that were emitted with the external photo effect, and prevent
charging of the sample. The UPS setup was placed in a chamber connected to
the multi-chamber system UFO1. Thus, the samples can be analyzed directly
after gold evaporation without breaking the vacuum. The base pressure of the
UPS chamber is constantly held below 10−9mbar. The monochromatic photons
for the UPS measurement were generated by the He I excitation line (21.22 eV) of
a helium discharge lamp (UVS10/35, Specs). At this particular excitation energy,
electrons were emitted from the first 2..3 monolayers [124]. In order to collect all
emitted electrons, a bias voltage of -8V was applied between the sample and the
analyzer (Phoibos HSA 100, Specs). The distribution of kinetic energies detected
in the analyzer resembled the density of occupied valence states. For a metal
sample, a clear cut-off for higher energies is visible in the spectrum. This cut-
off energy corresponds to the electrons that were weakest bonded to the surface
and, thus, defines the ionization potential (IP) of the metal. In case of an organic
semiconductors, electronswith the highest kinetic energy can directly be assigned
to the Fermi edge and, thus, to the HOMO of the material. The error that is made
by determining the cut-off positions is estimated to be ±50meV for our setup.
While the absolute IP is calculated with an accuracy of 0.1 eV, relative values
obtained for a series of similar measurements can reliably be given with two
significant digits.
In themeasurement data, noise signals are caused by inelastic scattering processes
of electrons. Electrons that are involved in these processes, reach the analyzer
with reduced kinetic energy. Thus, there occurs a wide distribution of noise in the
spectrum that is very high for low kinetic energy, and drops towards the cut-off
energy. The noise to signal ratio can significantly be reduced by longer irradiation
times, or several measurement cycles.
For longer measurement time, a new problem occurs for the organic samples
as the samples get charged with time. The reason is that the resistance for
subsequently flowing electrons that replace the electrons emitted at the sample
surface is relatively large. It depends on the layer thickness and the conductivity
of the organic semiconductor on top of the gold electrode. Once the sample is
charged, themeasured energy distribution is shifted. In a worse case, this leads to
visible drift of the spectrum during the measurement. Therefore, it is important
to find a good balance in terms of noise suppression and charging of the sample
during the measurement.
All UPS measurements were performed together with either Merve Anderson or
Max Tietze.
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4.1. Bottom-Gate Transistors
The coplanar bottom-gate transistors that were produced at the IAPP (cf.
Chapter 3.2.2) provide a straightforward test of different semiconductors and
processing conditions. These structures were mainly used to characterize new
materials for their properties concerning charge-carrier transport. In this chapter,
a selection of interesting materials is presented. Different properties of organic
semiconductors are shown and the influence of several preparation conditions is
discussed. For all measurement data of charge-carrier mobility presented here,
an average value is taken over several transistors of the same OFET-chip (cf.
Chapter 3.2.2).
4.1.1. Semiconductors
Pentacene and DNTT
For organic transistors, pentacene is a very popular material and has become a
kind of standard material. It is one of the first materials that allowed relatively
high charge-carrier mobilities and has been extensively studied bymany research
groups around the world. Due to its high popularity, pentacene is used in this
work as a benchmark material, in particular for the description of the behavior
of doped transistors in Chapter 4.5. Figure 4.1 shows the transfer characteristic
of a bottom-gate pentacene transistor. The OFET-chip was treated in an O2-
Plasma before 30 nm pentacene were evaporated. The threshold voltage is -7V,
which is a quite high value in comparison to other transistors from literature (e.g.
Klauk et al. [10]). The reason for such a high VT is the use of a 230 nm thick
oxide and the corresponding high gate capacitance. However, the discussion of
VT is not crucial here, since the purpose of this chapter is the study of organic
semiconductors and there are no applications of this transistor geometry intended.
The measured charge-carrier mobility for this transistor is 0.12 cm2/Vs without
further optimization, and is, thus, in good comparisonwith values from literature.
Furthermore, the on/off-ratio is in a reasonable range of 3.5×104. Nevertheless,
optimization is possible in several respects. Firstly, a slight bending of the curve
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Figure 4.1.: Output characteristic of a bottom-gate pentacene transistor with a chan-
nel length of 20µm. The charge-carrier mobility is 0.12 cm2/Vs. Slightly bending in
the linear regime is visible, due to contact resistance.
is visible in the linear region of the characteristic at about VDS=-5V in Figure 4.1,
which indicates a significant contact resistance. Secondly, the SiO2 surface is not
optimal for a crystalline growth of pentacene, as was already demonstrated (e.g.
Klauk et al. [120]). Therefore, the performance potential of pentacene is not fully
realized in this configuration. In literature, values for themobility up to 35 cm2/Vs
are reported for highly crystalline pentacene transistors [125]. Nevertheless, the
measurements on pentacene demonstrate that themeasurement system used here
provides reasonable data that are in line with the results of other research groups
worldwide.
A known problem of pentacene is its degradation under ambient conditions [126].
In particular, the high reactivity with oxygen is the reason that pentacene can
only be operated in a nitrogen glovebox or under encapsulation for longer time.
DNTT was introduced as an alternative with a better chemical stability by Klauk
and Yamamoto [127]. As discussed in Chapter 3.1, it is just a small chemical
modification at the inner rings of pentacene that leads to an air-stable material.
In Figure 4.2, the transfer characteristic of pentacene and DNTT is shown, where
DNTT and pentacene deliver a comparable performance. The charge-carrier
mobility of DNTT in these measurements is 0.15 cm2/Vs. However, in contrast to
pentacene, this value remains stable in air, while a pentacene layer is destroyed
within a few hours.
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Figure 4.2.: Output characteristic of DNTT transistor with a channel length of 20µm.
The transistor performance is quite similar to pentacene in Figure 4.1, the current is
slightly higher due to a higher charge-carrier mobility.
MeO-TPD and ZnPc
While pentacene andDNTT are popular due to their relatively high charge-carrier
mobility and, thus, good performance in organic transistors, MeO-TPD is an
example of an amorphous transparent organic semiconductor. In Figure 4.3,
the normalized absorption spectrum of MeO-TPD is shown. For wavelength
smaller than 425 nm, MeO-TPD shows no absorption. Therefore, the material
is nearly transparent for the human eye. For applications like transparent
displays, for instance, such abilities are very interesting. However, in case of
MeO-TPD, the measured charge-carrier mobility (characteristic in Figure 4.4) is
orders of magnitudes smaller, compared to pentacene. It only reaches a value of
2.5×10−5 cm2/Vs. Thus, MeO-TPD reaches a high conductivity as required for real
applications only in doped layers (cf. Chapter 4.5.2). Such layers of MeO-TPD
are used also, for instance, in hole transport layers for organic solar cells. For
an application, e.g. in an active matrix of a transparent LCD or OLED display,
MeO-TPD transistors would not be fast enough.
ZnPc and its derivative F4-ZnPc are materials that are also interesting with
respect of their absorption behavior. In contrast to MeO-TPD, ZnPc shows a
clearly defined absorption range between 550 nm and 750 nm (cf. Figure 4.3).
Therefore, ZnPc is suited for the usage in organic solar cells as an absorber
material. The evaluation of hole mobility from the saturation regime delivers
values of 3.3×10−3 cm2/Vs for ZnPc and 4.4×10−4 cm2/Vs for F4-ZnPc. Regarding
these values, the transport properties are similar in both materials.
Besides the charge-carrier transport, the absorption spectrum of a solar cell is
crucial for its performance. For an efficient solar cell, the entire solar spectrum
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Figure 4.3.: Normalized absorption spectra from thin films of MeO-TPD, ZnPc, C60
and aza-boby-thio in comparison.
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Figure 4.4.: Transfer characteristic of a ZnPc, MeO-TPD, and pentacene transistor in
comparison (each with L=20µm).
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Figure 4.5.: Output characteristic of a C60 transistor with channel length of 20µm.
Strong hysteresis effects can be observed.
should be absorbed. Furthermore, the charge-carrier separation in an organic
solar cell requires the interaction of a donor material that accommodates holes as
charge carriers, and an acceptor material that collects electrons. Therefore, there
are two absorber materials used that are complementary in absorption. The non
fluorinated ZnPc and the fluorinated F4-ZnPc show a nearly identical absorption
behavior, but the energy levels are shifted by about 0.4 eV from -5.07 eV (ZnPc)
to -5.46 eV (F4-ZnPc) (cf. Chapter 3.1) [128, 129]. With these positions of the
HOMO levels, both materials are predestinated to be a donor material with C60
as an adequate counterpart for the acceptor material. In Reference [128], we
showed that the lower HOMO level in F4-ZnPc helps enhancing the efficiency of
the corresponding ZnPc:C60 solar cell, as the open circuit voltage is increased in
combination with C60.
C60
The materials discussed so far are known for hole transport, due to a HOMO
level in the range of -5.0 eV that is suitable for hole injection from the used gold
electrodes (work function of 5.0 eV). Figure 4.5 shows the output characteristic of
a C60 transistor, where electron transport takes place. The signs of voltage and
current are reversed compared to hole transport. The injection of electrons into the
LUMOof C60 (-4.0 eV)works surprisinglywell in spite of the used gold electrode.
The charge-carrier mobility is measured at a relatively low value of 0.2 cm2/Vs.
In the literature, mobility values up to 11 cm2/Vs are listed for C60 [130]. Thus,
it can be supposed that the contact resistance has a high impact, although a
corresponding bending is not observed in the linear regime of the characteristic.
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4.1.2. Bipolar Transport
For the application of organic transistors in integrated logic circuits, the combina-
tion of electron and hole transporting transistors are beneficial, e.g. for an efficient
inverter [9]. Thus, a bipolar semiconductor, with similar charge-carrier mobilities
for both types of charge carriers, is required for a simple integration of the circuits.
In thiswork, aza-boby-thio is investigated as an example of amaterialwith a small
energy gap between HOMO (-4.95 eV) and LUMO (-3.7 eV). For this material, it
is possible to inject both electrons and holes from the used gold electrodes. Thus,
the transport in the transistor is dominated by holes or electrons depending, on
the sign of the applied gate voltage. Figure 4.6 shows the output characteristic for
positive and negative gate voltages. In principle, two transistors are in this case
united in one. For lowVGS andhighVDS, the reversedirectionof the transistorwith
opposite polarization disturbs the characteristic. Such phenomena are typical
indications for bipolar transport. For the transistor in Figure 4.6, a hole mobility
of 2.0×10−4 cm2/Vs and an electron mobility of 3.0×10−5 cm2/Vs was measured.
Both mobilities are still in an acceptable ratio to each other (µp/µn=6.67), but both
are orders of magnitude too low for usage in high frequency circuits.
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(b) electron transport
Figure 4.6.: Output characteristic of a 20µm transistor based on aza-boby-thio. Both
sides of the characteristic are shown indicating a clear bipolar behavior.
Instead of a single material with a small energy gap, blend layers of a hole-
conducting and an electron-conducting material can be used as a bipolar
semiconductor. In organic solar cells, blend layers are often used in order to
increase the volume for exciton separation [131]. ZnPc and C60, for instance, are
typical materials for such blend layers, as described above. Since both materials
have already successfully been used in the bottom-gate geometry above, the
measurement of a blend layer suggests itself. A measurement series was carried
out with different mixing ratios of the blend layer. The measurement results of
hole and electron mobility for each mixing ratio are listed in Table 4.1. The results
clearly show that the ratio of the two mobilities can be controlled by the choice
of the mixing ratio. In comparison with the pure materials, the length of the
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ZnPc 2:1 1:1 1:2 1:3 C60
µn [10−2 cm2/Vs] - 0.13 1.4 3.9 9.1 20
µp [10−4 cm2/Vs] 19 5.2 1.5 0.29 - -
Table 4.1.: Values of electron and hole mobilities in a ZnPc:C60 blend layer measured
for different mixing ratios.
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Figure 4.7.: Electron and hole mobilities in a ZnPc:C60 blend layer measured for
different mixing ratios. The absolute values are given in Table 4.1.
percolation paths is increased in both materials. Even if the charge carriers may
continue to move at the same speed on microscopic scale, the way they have to
pass is much longer or, in other words, the probability that they will find a short
way is significantly smaller. Therefore, both mobilities are reduced by orders of
magnitude in the mixed layer compared to the pure layers. With the aim of a
bipolar transistor that obtains optimally weighted mobilities, a mixing ratio of
about 2:1 for ZnPc:C60 shows the best result in these series. According to the
data in Figure 4.7, a percentage of about 70wt% is expected to lead to perfectly
balancedmobilities. However, the portion of ZnPc needs to be higher, because the
mobility of C60 is significantly higher in comparison of the pure layers. Similar
results were shown by Opitz et al. [68] and Rand et al. [132] for blend layers of
CuPc with C60. A good balance of the mobilities has also relevance for the use in
solar cells, as we discussed in Tress et al. [133].
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Figure 4.8.: UPS signal intensity for different prepared Au substrates. A shift from
the high work function of a clean Au surface to lower work function of contaminated
surfaces is visible. Absolute values of the evaluation are given in Table 4.2.
4.1.3. Electrode Treatments
Cleaning with O2-Plasma
An important factor for the performance of the transistors is the injection behavior
at the electrodes. While the energy levels of the semiconductor are defined by
the used material, the work function of the electrodes can be adjusted within the
preparation process. Since the OFET-chips are delivered with already deposited
Au electrodes, the electrode metal is fixed for this geometry, but its surface can be
treated in several ways.
In the following, the influence of an O2-plasma cleaning is investigated via an
UPS study supported byMerve Anderson. Therefore, three similar samples were
prepared with 5 nm chromium and 30 nm gold evaporated on a glass substrate.
One sample was directly investigated with UPS. The other two samples were
treated in an ultrasonic bath with isopropanol, analogous to the preparation of
the OFET-chips. Afterwards, one sample was directly analyzed with UPS, while
the second sample was additionally treated in O2-plasma for 10min before it was
measured. As a last measurement, the plasma treated sample was measured
again after one hour of storage in UHV. Figure 4.8 shows the result of all
Sample Pure Au O2-plasma 1h UHV Isopropanol
work function [eV] 5.35 5.15 4.83 4.43
Table 4.2.: Work function of Au electrodes after different treatments described in the
text.
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Figure 4.9.: Output characteristics for ZnPc transistors with (blue) and without
(green) plasma treatment before deposition of the semiconductor (L=20µm).
UPS measurements. From these data the work function of the electrodes can
be calculated. The clean sample shows the highest work function of 5.35 eV. After
the exposure to air and dipping into isopropanol, the work function drops to a
value of 4.43 eV. This is what happens during the normal cleaning procedure of
the OFET-chips. With an O2-plasma treatment of the chips, the previous work
function can be partly restored to a value of 5.15 eV. Storing of the plasma treated
sample under ambient condition leads again to a drop of thework function. Thus,
these results can be interpreted by a thin film of residual solvents or even water
that remains on the Au surface after the cleaning procedure. This contamination
leads to the reduced work function and can be removed in large part by the
plasma cleaning, as it is attested by the higher work function in this case. The
interpretation is supported by additionally performed XPS measurements that
show a signal for carbon atoms on the gold surface that is halved by the O2-
plasma treatment.
The shift in the work function can directly be observed by the injection behavior
of the transistor. ZnPc, for instance, with a HOMO level at -5.07 eV shows poor
injectionwithout O2-plasma treatment indicated by a bending in the linear regime
of the output characteristics (cf. Figure 4.9). After O2-plasma treatment, the
contact resistance is reduced and, thus, also the transistor current increased.
Similar impact was observed for several materials with a HOMO level lower
than -4.8 eV. For C60, on the contrary, O2-plasma treatment of the electrodes is
disadvantageous, as the electrons are injected to a LUMO of -4.0 eV in this case.
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Figure 4.10.: Transfer characteristic (VDS=50V) for 20µm pentacene transistors with
three different electrode preparations. Both tested SAMs lead to a performance
improvement.
Au-SAM
In addition to the O2-plasma treatment, the work function of the gold electrodes
can be modified by self-assembled monolayers, as described in Chapter 2.3.6. In
collaboration with Merve Anderson, different SAMs were tested in transistors
based on the benchmark material pentacene.
For this purpose, a measurement series with three OFET-chips was prepared.
After standard cleaning and O2-plasma treatment, one chip was left untreated,
the other two chips were put in a solution of PFBT and PFDT, respectively, for
2h. The three chips were thoroughly rinsed with PGMEA and baked for 20min at
a temperature of 40 ◦C. Afterwards, a pentacene layer with a thickness of 50 nm
was evaporated.
Figure 4.10 shows the transfer characteristic of transistors from all three prepared
OFET-chips. Apparently, the SAMs reduce the transistor resistance, thus ID is
increased by a factor of about two for PFDT and a factor of three for PFBT at high
VGS. The charge-carrier mobility is evaluated from the transfer characteristics in
the saturation regime. The untreated sample gives a value of 0.022 cm2/Vs, the
transistor with PFDT a value of 0.043 cm2/Vs and 0.1 cm2/Vswith PFBT. However,
these different values do not correspond to a real change in the physical charge-
carrier mobility, since the situation in the transistor channel is not changed by
these electrode SAMs. The deviations of measured mobility occur, because the
contact resistance is not considered in the analysis, although it plays an important
role, particularly for the untreated sample. This is evident when the output
characteristics in Figure 4.11 are considered. A bending of the curves in the
linear region is clearly visible being much more pronounced for the untreated
sample compared to the sample treated with PFBT. Due to the enormous contact
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Figure 4.11.: Output characteristics for pentacene transistors with (a) andwithout (b)
deposition of PFBT (L=20µm).
resistance, ID is significantly decreased in the untreated sample. Thus, the contact
resistance is reduced by the SAMs.
In order to get a meaningful quantitative information, a TLM evaluation was
carried out (cf. Chapter 3.3.3) using the four channel lengths that are available on
the OFET-chip (cf. Chapter 3.2.2). The results for the contact resistance, RC, are
plotted for several VGS in Figure 4.12 and confirm the qualitative impression from
the output characteristics. The contact resistance is 1.8MΩcm for the untreated
sample, 98 kΩcm for PFDT, and 5.8 kΩcm for PFBT at VGS=-35V. It increases
exponentiallywithVGS, as it is expected for a Schottky contact, and as it is similarly
observed for transistors prepared in cooperation with the industrial partner (cf.
Chapter 4.2.3). The sample with PFBT obtains the best performance. However,
with the cleaningof the gold electrodeswith theplasma treatment that is described
above even better results can be achieved for the pentacene transistors. This is
clearly visible from the comparison of Figure 4.11 and Figure 4.1.
4.1.4. Channel Treatments
Self-Assembled Monolayer
The surface properties of the substrate, particularly the surface energy, are crucial
for the growth of the semiconductor layer during the evaporation process. This is
especially true for the first nanometers of the layer, which are of critical importance
for the transistor performance. As described in Chapter 2.3.7, this surface energy
can be controlledwith self-assembledmonolayers. As an example of the influence
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Figure 4.12.: Contact resistance evaluated by TLM for all three samples with different
SAMs on the gold electrodes.
of such SAMs, we consider here the charge-carrier transport in ZnPc transistors.
In a series of measurements, four samples were prepared in the same way. The
only difference in preparation is the SAM, presented in Chapter 3.1 that was
applied directly before evaporation of the semiconductor. Threshold voltage and
contact resistance are in a comparable range for all samples, while the charge-
carrier mobility shows deviations over two orders of magnitude. In Table 4.3 all
values are stated related to the corresponding surface energies thatweremeasured
by Amassian et al. [134] via contact angle measurements.
bare OTS HMDS FOTS
µ [cm2/Vs] 3.0×10−4 1.9×10−3 3.3×10−3 2.3×10−5
surface energy [mJ/m2] 50-60 [134] - 36 [134] 12 [134]
Table 4.3.: Values for the charge-carrier mobility in ZnPc, measured on OFET-chips.
The four compared samples were previously treated with different SAMs on the
SiO2-surface that lead to certain surface energies.
Preparation with HMDS and OTS significantly lowers the surface energy and
changes the hydrophilic SiO2 surface to a hydrophobic surface. The charge-
carrier mobility is increasing for these samples from 3.0×10−4 cm2/Vs (bare SiO2)
to 1.9×10−3 cm2/Vs (OTS) and 3.3×10−3 cm2/Vs (HMDS). Similar observationswere
made by other groups, e.g. Klauk et al. show a comparable increase in mobility
for pentacene on OTS [120].
Further decrease of the surface energy with the fluorinated OTS leads to an
ultra hydrophobic surface. However, the charge-carrier mobility is not further
increasing. Instead, it drops down to 2.3×10−5 cm2/Vs, a factor ten smaller than
on bare SiO2.
In conclusion, it can be underlined that the surface energy influences the charge-
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carrier mobility in the transistor over a wide range. For a good transistor
performance, it is therefore essential to optimize this interface or rather chose a
suitable dielectricmaterial. Ifmaterials are investigated in the transistor geometry
concerning their charge-carrier transport properties, it is important to emphasize
that only values from the same measurement series are directly comparable.
Substrate Heating
Another way to influence the morphology of the organic thin films is a heating of
the substrates during the deposition process. Firstly, a bake-out after processing
may cause amorphological rearrangement in the semiconductor, but even greater
prospects for success are assigned to a heating of the substrate during the
deposition of the semiconductor. Due to the increased temperature, molecules on
the sample surface have more energy to move around. Thus, the probability
is increased for these molecules to find an energetically favorable position.
Depending on the specific molecule, this treatment can lead to the formation
of polycrystalline structures that enable a significantly higher mobility. However,
the mobility in organic crystals is usually anisotropic. Therefore, the orientation
of the crystals becomes crucial for the performance of the device. This must be
taken into account when transistor performance (horizontal transport) and solar
cell performance (vertical transport) are compared. Nevertheless, we have shown
that the efficiency of solar cells comprisingZnPc:C60 blend layers can be improved
up to a factor of two by a substrate heating during the evaporation [135], [136].
This effect is related to an increase of the crystallinity in ZnPc and, thus, an
increase in hole mobility by a factor of four, while the electron mobility in C60
is less affected. We found also similar results for the material DIP [137], where a
substrate heatingof 90 ◦C leads to amobility increase to 1.5×10−2 cm2/Vs compared
to 5.2×10−4 cm2/Vs on an untreated substrate.
4.1.5. Polymer Transistors
Based on these results, a transistor was prepared with SSC as semiconductor, as
it is also used for the transistors discussed in the following chapters that were
prepared in cooperation with the industrial partner. The SSC was deposited by a
spin-coating process as described in Chapter 3.2.2. The spin-coating process was
adjusted togenerate a SSC layer thickness of 50 nmandwas, firstly, deployed to the
SiO2 surface of a bare OFET-Chip, without previous plasma treatment (sample A).
The resulting output characteristic is plotted in Figure 4.13. The limitation of this
transistor by contact resistance is obvious, as the characteristic shows diode-like
bending for VDS>-10V. For such a characteristic, it is not even possible to evaluate
a reasonable value for the contact resistance via channel length variation, because
TLM (cf. Chapter 3.3.3) requires a linear regime. As an alternative quantification
of the injection barrier, the shift of the characteristic from the point of origin is
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Figure 4.13.: Output characteristic of a SSC transistor with a channel length of 20µm
on sample A. For small VDS a bending of the characteristic can be observed, due to a
high RC.
estimated. This is done by the intercept of a linear fit function at VGS=-50V. In
Figure 4.13 this evaluation is illustrated and in Table 4.4 the results for all SSC
samples in this chapter are listed. For sample A, the shifted source-drain voltage,
VDS, shift, has a value of 5.5V.
The high contact resistance suggests the existence of a high injection barrier at the
gold electrodes. From the HOMO level of SSC that is stated to be at -4.99 eV
(cf. Chapter 4.2.4), the contact resistance was expected to be similar as for
pentacene (-5.1 eV) or ZnPc (-5.07 eV), but the performance is clearly worse in
Figure 4.13. As discussed above, the work function of the electrodes is expected
to be in the range of 4.7 eV, what would lead to the theoretical injection barrier
of 0.29 eV. In consideration of the previous experience, an O2-plasma treatment
can be suggested in order to decrease this barrier. Consequently, sample B was
exposed for 10min to an O2-plasma before spin-coating of the SSC layer. The
resulting characteristic is shown in Figure 4.14. As expected, the bending in
the output characteristic nearly vanished, thus, the contact resistance seems to
be reduced. On the other hand, the total ID through-put does not increase, but
decreases by one order of magnitude compared to sample A. This behavior is
caused by the reduced charge-carrier mobility in sample B. For sample A, a
value of 7.3×10−4 cm2/Vs was measured, for sample B it is reduced to a value of
4.1×10−5 cm2/Vs. These are poor results, compared tomobility values in the range
of 0.02 cm2/Vs that are measured for staggered transistors that were produced in
cooperation with the industrial partner. While sample A is limited by the contact,
sample B is limited by the bulk performance of the semiconductor. Such behavior
was not observed for othermaterials that were processed by vacuum sublimation.
Thus, the O2-plasma treatment seems to disturb the spin-coating process. This
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Figure 4.14.: Output characteristic of a 20µm SSC transistor on sample B. The low ID
is caused by the poor charge-carrier mobility.
assumption is confirmed by the pictures from AFM microscopy in the following
chapter.
Alternatively, sample C and D were prepared with PFBT as SAM on the gold
electrodes. Sample Cwas cleaned inO2-plasma before the deposition of PFBT and
sample Dwas not treatedwith O2-plasma, but directly put into the PFBT solution.
As a result of these samples, Figure 4.15 shows the transfer characteristics in
comparison with sample A and B. The effect of PFBT is quite small. Without
previous plasma treatment, the SAM does not attach to the gold electrode, but
with plasma treatment the problem of the reduced charge-carrier mobility occurs
again. The best results were achievedwith an alternative SAM that was delivered
by NovaledGmbH (Dresden, Germany). This SAM has the internal nameNHI14.
The procedure of SAM deposition is the same for PFBT and NHI14. Sample F
was cleaned and dipped into NHI14 solution for two hours without previous O2-
plasma treatment. Afterwards, it was flushed with distilled water and baked
for 20min at 40 ◦C. This preparation leads to the best bottom-gate transistor
performance for SSC thatwas observed in thiswork. The purple line in Figure 4.15
shows the output characteristic of this transistor. The bending of the characteristic
is significantly reduced, leading to a value of VDS, shift=1.0V. Furthermore, the
charge-carrier mobility is slightly increased. This can be attributed to the reduced
contact resistance as well, since the mobility cannot be measured separately
from the contact resistance in this setup. However, NHI14 as a SAM on gold
shows a better performance than PFBT in interaction with SSC. It should improve
the charge-carrier injection in other geometries as well and, therefore, could be
an interesting candidate for application in industrial transistors. On the other
hand, charge-carrier injection is less limited by injection barriers in the staggered
geometry of the transistors that were prepared in cooperation with the industrial
partner (cf. Chapter 4.2.1).
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Figure 4.15.: Comparison of the output characteristic (VGS=50V) of 20µm SSC
transistors with different preparation conditions. Due to changes in µ and RC, ID
changes over one order of magnitude.
In order to enhance the charge-carrier mobility for SSC transistors analogous
to ZnPc in Chapter 4.1.3, sample E was processed with a HMDS monolayer.
However, the hydrophobic surface inhibits a homogenous wetting of the sample
with the used solution of SSC in tetralin. Thus, the spin-coating process is
disturbed, and the semiconducting layer cannot be accurately deposited. The
photographs in Figure 4.16 show the comparison of adhesion on sample E and
sample D. A meaningful measurement was only possible for a single transistor
on sample E. For this transistor the charge-carrier mobility was slightly increased
in comparisonwith sample A, but as it was themeasurement of a single transistor
and the sample preparation was poorly reproducible, this value is not very
reliable.
Figure 4.16.: Comparison of the adhesion of SSC on the bare OFET-chip (right hand
side) and on a chip that was previously treated with HMDS (left hand side). The
area that is covered with SSC appears blue in this photograph, die the SiO2 surface in
brown. HMDS obviously leads to a worse adhesion, where only one transistor was
measureable.
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sample O2-plasma Au-SAM DE-SAM µ VDS, shift
A no no no 7.3×10−4 5.5
B yes no no 4.1×10−5 0.1
C yes PFBT no 3.7×10−5 0.1
D no PFBT no 7.4×10−4 4.5
E no no HMDS 1.6×10−3 10
F no NHI 14 no 1.9×10−3 1.0
Table 4.4.: Overview of different sample preparations with SSC spin-coated on
bottom-gate OFET-chips with a film thickness of 50 nm.
Overall, a good process for the preparation of SSC transistors using the silicon
based OFET-chips was not achieved. Even the best result with NHI14 SAM has
a visible contact limitation and cannot compete with the performance of SSC
transistors that were prepared in cooperation with the industrial partner. In this
case, the staggered geometry outmatches the coplanar that is used here. All
discussed preparations are listed in Table 4.4.
AFM Results
The difference between sample B that was treated in the plasma cleaner before the
spin-coating of SSC and sample A that was not, is clearly visible on a microscopic
level. Two transistorswere examinedunder anAFMasdescribed inChapter 3.3.4.
The results are shown in Figure 4.17 (without plasma treatment) and Figure 4.18
(with plasma treatment). Both transistors had a channel length of 10µm. The
transistor without treatment (cf. Figure 4.17) exhibits a smooth surface after the
spin-coating process. The step between the gold electrodes and the channel area
is clearly visible with a step height of about 50 nm. However, on both plateaus,
the SSC roughness is quite low. A RMS of 4.6 nm is measured on Au and 3.5 nm
on SiO2. In contrast, the plasma cleaned transistor (cf. Figure 4.18) has a rough
surface with a RMS of 26.3 nm on Au and 15.0 nm on SiO2, respectively. The AFM
microscope picture shows bubbles that occur regularly spaced in the channel area
and with a high density on the gold electrodes. These bubbles have a height of
roughly 20 nm and are an indication for a structural change in the SSC layer that
is also responsible for the drop of the charge-carrier mobility in these transistors.
The spin-coating process is disturbed by the plasma treatment. However, it is still
not clear whether this change is induced by a charging of the surface or a change
in surface energy due to the plasma treatment.
For other semiconductors deposited by vacuum sublimation, this problem did
not occur. As an example, the image of a plasma treated pentacene transistor is
shown in Figure 4.19. In this image the crystalline growth of the pentacene layer
is visible.
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Figure 4.20.: Output (left hand side) and transfer characteristic (right hand side) of
an exemplary polymer transistor with a channel length of 5µm. The experimental
data (black line) is compared with the expected result from the transistor equations
in Chapter 2.3.2 (red line).
withVDS, a bending of the curve can be observed that indicates a high contact
resistance. This is motivation for a detailed discussion of contact resistance
in the industrial transistors in Chapter 4.2.1.
• Furthermore, the transfer characteristic in Figure 4.20 showsdeviations from
the theory. The curve does not exactly represent the expected quadratic
behavior. On the one hand, this is also related to the short-channel current
that becomes larger with increasing VGS. On the other hand, the deviation is
caused by the charge-carrier mobility being dependent on the charge-carrier
density and thus on VGS.
In addition to these deviations, statistic variations occur between the characteris-
tics of transistors that were manufactured in the same preparation process and,
thus, should actually show the same parameters. Figure 4.21 shows an example
of such a family of transfer curves from transistors on the same substrate from the
same preparation process. A statistic distribution of the measured data is visible.
These deviations might be caused by microscopic variations over the substrate,
e.g. due to surface roughness. Furthermore, the width of the static distribution
might be caused by the variations in the thickness of the organic layers. Thus,
the performance of a single transistor may be dependent on its actual position
on the substrate. The uncertainty of these fluctuations can only be reduced by
the number of measurements and evaluations that are performed on different
transistors with the same preparation parameters.
Another important point is the hysteresis effect that occurs in the transistor
characteristic. All investigated transistors show a reversible degradation during
the measurement. Therefore, the measured characteristics are always depending
on the actual measuring history of the respective transistor. These effects
are neglected for the following characterization of the transistors. All shown
measurements were performed with appropriate waiting time for the recovery of
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Figure 4.21.: Transfer characteristics (VDS=-60V) of transistors from the samepreparation.
This figure is a demonstration of the statistical variations that can occur within transistors
prepared on the same substrate.
the transistors between different measurement sweeps. The issue of bias-stress
stability and corresponding hysteresis effects is discussed in detail in Chapter 4.5.
Charge-Carrier Mobility
Figure 4.22 shows the transfer characteristic of a 50µm transistor at VDS=-60V,
i.e. in the saturation regime. From this characteristic, a charge-carrier mobility of
0.018 cm2/Vs is estimated, as an average value for a VGS range between -30 and
-60V. In fact, µ is dependent on VGS. The behavior of µ is shown as a blue line
in Figure 4.22. From this dependence, the relation of µ(n) can be estimated. The
measured capacitance (Ci=2.78 nF/cm2) and the applied gate voltage VGS=-60V
lead to an electric charge of Qi = Ci ∗ |VGS| = 1.67 ∗ 10−7C/cm2 that is accumulated
in the channel of the transistor. If the thickness of the accumulation channel
is estimated to be in the range of 5 nm, a hole density of n = 2.1 ∗ 1018 cm−3
can be calculated. The dependence of the mobility regarding the charge-carrier
density behaves similar to µ(VGS) in Figure 4.22. However, it is neglected in this
estimation that the accumulation channel expands with higher gate voltages. The
effective charge-carrier density is, thus, sub proportional to an increase in VGS.
Therefore, this estimate is not very accurate, but can be used as a guess for further
discussions.
As a material parameter of the semiconductor, the charge-carrier mobility should
actually not depend on the transistor geometry. However, for transistors with
short channel lengths, there are two factors which can at least distort the accurate
measurement of the mobility. On the one hand, the contact resistance becomes
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Figure 4.22.: Transfer characteristic of a transistor (cf. Chapter 3.2.1) with a channel
length of L=50µm and width of W=549.5µm. On the right axis, the square root of ID is
plotted that is expected to be linearly dependent on the gate voltage with the slope being
determined by the mobility, µ.
more and more important for these transistors, because the channel resistance is
smaller fo a short channel length. Thereby, the measured mobility is reduced.
On the other hand, short-channel currents (cf. Chapter 2.3.8) occur that result in
a much larger value for the measured mobility. Figure 4.23 shows the mobility
measurements on transistors for different channel lengths, L, in the range from 2
to 7.5µm. The data points for short channel lengths show a significant increase
in the measured mobility. This means that the short-channel effects are dominant
for these transistors, even transistors with L = 5µm are already affected. For
subsequent studies, especially for channel length variations, transistors with
higher channel lengths were used.
Another explanation for the increase of µ at short channel lengths is the Poole-
Frenkel rule that is often reported for organic semiconductors and predicts an
exponential increase of µ with increasing electric field [19]. In this context,
the mobility data for measurements of several transistors with different channel
lengthsmeasured at different voltages are plotted in Figure 4.24. The results of the
TLM evaluation in Chapter 4.2.3 is illustrated as a grey bar, since L and VDS were
varied during the evaluation. However, all data points attest a steady increase of
the mobility with increasing electric field, except two outliers for high fields and
small channel length. The green line represents a fit functionwith a Poole-Frenkel
type mobility (cf. Equation 2.10). For the fit in Figure 4.24, µ0 was found to be
0.01 cm2/Vs and β=4.9×10−4 (V/m)−0.5. These plausible values are used as a basis
for discussions in Chapter 4.4.1.
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Figure 4.23.: Charge-carrier mobility in transistors prepared in cooperation with the
industrial partner in dependence of L (left hand side) and VGS (right hand side). µ is
strictly increasing for small L.
Threshold Voltage
As described in Chapter 2.3.4, there are several ways to determine the threshold
voltage, VT. For a simple characterization of the transistors, VT can be defined
as the voltage where ID exceeds an arbitrary limit of 0.01µA. In consideration
of the transfer characteristic in a logarithmic plot, the utility of this definition
becomes clear. In the range of VT, the transistor turns almost immediately from a
significantly lower to a much higher current. The steeper this threshold slope of
the transistor, the more reasonable this description by a defined current limit is.
For the transistor in Figure 4.22, this definition results in VT =-7.9V.
However, this value for VT does not necessarily describe the behavior of the
transistor in the range of high VGS. To determine VT for this range, the transistor
equation for the saturation regime (Equation 2.30) is used again. According
to this formula, ID is described as a parabolic function of VGS. VT is then the
intercept point of the parabola with the VGS-axis. Thus, it is the intercept by
which the parabola is shifted from the point of origin. But, as discussed above,
the parabolic description serves only as a first approximation of the transistor
characteristic. Either the evaluation of VT requires a more complex mobility
model, or the obtained value for VT has a large error and will be dependent
on VGS. In most cases, however, the method results in a clearly defined value,
when a VGS range from -30 to -60V is chosen for evaluation. For the transistor in
Figure 4.22, a value of VT=-5.1V is calculated in this way.
Alternatively, VT can be determined from the linear regime of the transistor. As
described in Chapter 2.3.4, the SD-method uses the maximum of the second
derivative of ID with respect to VGS and, thus, the inflection point of the
characteristic to define VT. If the second derivative is calculated from such
measurement data that is strongly limited in resolution, a quite noisy image
results, as shown in Figure 4.25. A simple smoothing that weights each data point
with its neighboring data points results in a curve that allows the definition of
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Figure 4.24.: Charge-carrier mobility values for modeling transistors measured with
different L and at different VDS. The data points follow a Poole-Frenkel behavior that
is represented by a green line. The results from the TLM evaluation in Chapter 4.2.3 is
also displayed.
a reasonable maximum. This method works reliably and provides a VT value
corresponding to the transistor behavior in the linear regime. Figure 4.25 shows
themeasured data and the data after smoothing. The red dotmarks themaximum
and the corresponding threshold voltage of VT =-7.3V.
Depending on the used method for the extraction of VT, quite different values
may occur that all have their specific usefulness. Since VT has no exact physical
definition, all approaches are equally valid. Thus, one must be careful when
values from different evaluations are compared.
Contact Resistance
In the following section, the contact resistance of the staggered transistors will be
investigated that were prepared in cooperation with the industrial partner. As
discussed in Chapter 2.3.5, two differentmethodswill be used and comparedwith
each other: four-point-probe measurements and the transfer line method (TLM).
4.2.2. Four-Point-Probe Measurements
The setup for the four-point-probe measurements requires two additional elec-
trodes that are placed in the channel of the transistor (cf. Chapter 3.3.3). For this
study, two different configurations were available with a total channel length of
137.5 µm for both configurations. The x-axis of the transistor is set in direction
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Figure 4.25.: VT is defined as the localminimumof the secondderivative of IDwith respect
to VGS. For a reasonable evaluation, the measurement data needs to be smoothed.
of the channel. The source electrodes defines the point of origin and the drain
electrode is then at the position x = 137.5µm. In this coordinate system, the
positions of the additional electrodes are at 40µm (E1) and 117.5µm (E2) in
structure A and 55µm (E1) and 102.5µm (E2) in structure B, respectively. All
electrodes are arranged in long parallel lines. On one side, a supply wiring
manages the connections for each of the four electrodes. This area is critical to the
measurement, since the entire sample surface is covered with the semiconductor.
Therefore, structures with different channel lengths arise in this area, due to the
wiring as shown in Figure 4.26. In order to eliminate this effect, a variation of the
channel width, W, was done. Thus, measurements with channel widths of 8414,
1614, 764, and 254µmwere performed.
Mobility and Contact Resistance
In Figure 4.27, ID is plotted over used channel widths. As expected, the absolute
current increases linearly with increasing channel width. The linear fit function
has its intersect apart from the point of origin and, thus, provides the additional
current that is flowing through the area of the supply wiring. For a short channel
width, this has a strong impact, but for the devices with W = 8414µm the
additional current is as small as 6.1±0.3% of the overall current. The blue data
points in Figure 4.28 represent the mobility that was obtained from the respective
raw data. In order to correct the measurements, the wiring current is subtracted
from ID. In this way, the green data points are calculated that give a consistent
result of the charge-carrier mobility with a constant value of 0.017 cm2/Vs.
So far, however, normal measurements between source and drain electrode were
performed and the four-point-probe geometry was not taken into account. As
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Figure 4.29.: Charge-carrier mobility extracted in the saturation regime at VDS=-60V.
µ(VGS) is compared for a two-point and four-point evaluation.
a next step, Figure 4.29 shows the evaluated mobility data over VGS. The green
data points represent the normal 2-point measurement. The red data points, in
contrast, were determined by four-point-probe measurements, where the current
is measured between source and drain, but the voltage drop and channel length
are measured between E1 and E2. As expected, the red data points lie above the
green, so the actual mobility is higher when the contact resistance of the transistor
is excluded from the measurement. This difference is even larger for small VGS,
where RC seems to have a higher impact. The measured mobility increases for
VGS = −40V from 0.017 to 0.021 cm2/Vs.
Once themobility in the transistor channel and, thus, the actual channel resistance
are known, it is possible to calculate the contact resistance of the transistor. This is
done in Figure 4.30. In this picture, RC exponentially increases with gate voltage,
as it would be expected for a Schottky-like contact.
Potential Mapping
Using a combined evaluation of the measurements on structure A and B, even
more information canbeobtained fromthis four-point-probe study. Both structure
A and structure B have two positions of electrodes. Since the transistors are in
principle symmetrical, source and drain contacts can also be exchanged. Thus,
eight different positions within the channel are available to measure the potential.
In Figure 4.31 (left hand side) and Figure 4.31 (right hand side), all these potential
measurements are plotted over their position in the channel for different voltages.
As a result, an image of potential mapping is generated. Although various
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Figure 4.30.: Evaluation of the contact resistance, RC, from the four-point-probe measure-
ment. This value is the sum of the resistances at the source and drain electrode, RS and
RD.
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Figure 4.31.: Potential mapping for an output characteristic of the transistor for
VGS=-20V (left hand side) and VGS=-50V (right hand side). The transition from
the linear to the saturation regime is clearly visible, as well as the voltage drops at
the source and drain electrode due to the contact resistance.
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Figure 4.32.: The linear potential drop over the transistor channel (left hand side) and
potential mapping during a transfer characteristic (right hand side). The depletion
area at the drain electrode is dominant for small VGS.
transistors and different driving directions were used, the picture is still self-
consistent. In Figure 4.31, the expected linear potential is observed in the channel
of the transistor for linear regime. Furthermore, a slight bending of the potential
is visible at both electrodes, caused by the charge-carrier injection (source) and
extraction (drain). For high VDS, the potential is uniformly increasing in the
channel until the saturation of the transistor is reached. With an applied gate
voltage of VGS=-50V in Figure 4.31, the transistor is saturated for VDS<-30V. For
higher VDS, the potential in the channel remains constant, but a depletion zone at
the drain electrode is formed andgrowswith further increasingVDS. Analogously,
in the transfer characteristic in Figure 4.32 (right hand side), it can be observed for
a constant high VDS that the depletion zone becomes smaller when VGS increases
and, thus, more charge carriers are accumulated in the channel.
These images support the general ideas and models of the operation mode of
a thin-film transistor. However, for the characterization of the transistors, it is
particularly interesting that with this method, information about the behavior of
source (RS) and drain (RD) electrode can be analyzed separately, as the voltage
drops at both electrodes are directly accessible. The results of such an evaluation
are displayed in Figure 4.33. The resistance at the drain electrode stays relatively
constant at a value of RD = 9×105Ωcm in the voltage range investigated here. For
lowVDS, it increases only slightly, and forhighVDS, it increasesdue to the emerging
depletion zone caused by the saturation of the transistor. RS is about a factor of
two larger over the observed voltage range and it is much more dependent on
VGS. The previously observed diode-like behavior of the contact resistance can,
thus, be attributed to the charge-carrier injection at the source electrode.
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Figure 4.33.: RS and RD separately calculated from the potential mapping in Figure 4.31.
4.2.3. Transferline Methode
As a secondmethod for characterization of RC, TLMwas used as it is described in
Chapter 3.3.3. The principle of TLM is a variation of channel length, L. Since the
channel resistance,RCh, should beproportional toL andRC should be independent
ofL,RC andRCh canbe separated thisway. For themeasurements in this study, two
different types of transistor series with channel length variation were available.
Firstly, there are matrix transistors that are embedded in an array of similar
transistors. These transistors use the supply lines of the matrix and have all
the same geometry and channel width (W=549.5µm). For the channel length
variation, they offer seven different values of L: 2.5, 3, 4, 5, 6, 7, and 7.5µm.
Secondly, there are so called characterization transistorswith an extended channel
width ofW=97500µmthatwere directly contacted. In this case, channel lengths of
5, 7.5, 10, 15, 20, 30, and 50µmwere available. An important point for these TLM
measurements are the problems that occur from the statistic fluctuations during
the processing of the transistors. For each measurement, at least seven different
transistors need to be compared quantitatively. In order to reduce such statistic
errors in the evaluation, average values are used of five transistors that were
measured for each channel length. In Figure 4.34, the dependence of the transistor
resistance on L is plotted for a series of polymer transistors. The data points
for each channel length correspond to the average value of the five measured
transistors. As shown by different colors in Figure 4.34, the measurement was
done for various VGS. As expected, the transistor resistance is linearly increasing
withL. WithEquation 3.5,RC canbe identifiedas they-axis intercept inFigure 4.34,
and µ can be calculated from the linear slope at each gate voltage. Therefore, VT
must be known and can be evaluated by SD-method in the linear regime of each
transistor.
The transistors in Figure 4.34 are processed on the same preparation process as
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Figure 4.34.: Evaluation of RC via TLM by the example of a measurement series of matrix
transistors with channel lengths between 2.5 and 7.5µm. Each data point represents the
average of five measured transistors. The evaluation was done for several VGS.
the transistors that were used for the four-point-probe evaluation above. Thus,
a direct comparison of the results from both methods is possible and shown in
Figure 4.35 as a plot of RC over VGS. The main behavior of RC is comparable for
both evaluation methods. It shows an exponential decrease of RC with increasing
absolute value of VGS that nearly saturates for high gate voltages (VGS<-30V).
However, the absolute value of RC differs for the twomethods. RC measuredwith
TLM reaches a value of about 0.2MΩcm at VGS<-55V, while the four-point-probe
evaluation provides a value of 0.5MΩcm in this voltage range. This deviation
has to be attributed to measurement inaccuracy that is hard to estimate for these
measurements. The crucial problem is the statistical fluctuation between the
transistors in the same preparation process that leads to inaccuracies in the linear
fits in Figure 4.34 and 4.2.2. However, the fundamental behavior of the contact
resistance is documented by bothmethods and can be attributed to a Schottky-like
behavior as it is described in Chapter 2.3.5. Interestingly, this behavior is found to
correspond to the gate voltage. Thus, the charge-carrier injection actually seems to
take place at the top of the source electrode that lies opposite to the gate electrode.
Annealing via Baking
Asecond studydealswith the changes in the transistor performance that is caused
by baking of the transistors after the processing. Therefore, two substrates with
TLM transistor geometries were prepared in the same preparation process. One
substrate was baked as a final preparation step at 353K for a time interval of 15 h,
the second substrate wasmeasuredwithout any baking step. The transistors from
these two substrates show significant deviations in their performance with better
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Figure 4.35.: Comparison of the RC evaluation via four-point-probe and TLM for tran-
sistors that were prepared on the same substrate. The red lines symbolizes fit functions
according to Equation 4.1.
results for the non-baked transistors. However, the evaluation of the charge-
carrier mobility via TLM results in a value of 0.012 cm2/Vs in both cases. The
deviation in performance is, therefore, not caused by the channel behavior of the
transistor, but by the contact resistance. RC is plotted in Figure 4.36. Again, the
transistors from both substrates show a basically similar behavior, but the baked
transistors have a contact resistance that is increased by a factor of about 2.5 for
the observed range of VGS. The baking step has, thus, led to degradation at the
contacts. This can have two reasons, either a change in the charge-carrier injection
that could be caused by a delamination of the SSC layer at the gold electrode, or
a deformation of the transistor geometry. Especially a degradation in the area of
the electrodes would cause a change in the SSC thickness or the shape of the SSC
layer at the edge of the electrode, and, thus, significantly influence RC. As will be
discussed in Chapter 4.3, the temperature of 353K is at the limit of the thermal
stability for these transistors. At higher temperatures, the SSC starts to degrade
irreversibly resulting in a drop of the charge-carrier mobility. A positive effect
of the baking by annealing the semiconductor cannot be attested by this study.
Heating with the intension to drive solvents out of the transistor stack is even
possible at lower temperatures.
Electrode Width
In a further study about the contact resistance, transistors were investigated with
two different widths, WF, of the electrode fingers. The first set of transistors was
processed with the usual finger width of 5µm, a second set of transistors had
the doubled finger width of 10µm. For this study, modeling transistors with
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Figure 4.36.: RC data evaluated via TLM. Two measurement series are compared, with
transistors of a baked and not baked substrate.
channel lengths up to 50µmwere used. Similar to the previous study, the charge-
carrier mobility remains on a constant level of about 0.012 cm2/Vs for both sets
of transistors. However, this is not surprising, since the bulk behavior and the
general processing are unchanged. The only difference lies in the geometry of the
contacts. The diode-like behavior is again visible for the RC data of both series in
Figure 4.37. Most interesting is the fact that the finger width indeed influences
the absolute value of RC.
Apparently, there is a link between the finger width and the charge-carrier
injection efficiency, which suggests that the injection takes place on the surface
of the electrodes as described in Chapter 2.3.3. From this theory, however, the
contact resistance is not expected to increase with a larger width of the electrode,
what seems to be the case here. Only for lowVGS themeasurement data intersects.
The high values of RC at high VGS are surprising. However, an enlargement of
the electrode does not lead to a better performance of the transistor. For a more
compact design, it could even be advantageous to further reduce the electrode
width.
Discussion of Contact Resistance
The contact resistances between different preparations significantly deviate from
each other. However, all evaluated measurement series have in common that
the resistance is high at low gate voltage and becomes smaller for higher gate
voltage. In the range of VGS<-30V, it stays even below 0.5MΩcm (cf. Table 4.5).
The contact resistance is then smaller than at least 20% (L ≥5µm) of the overall
transistor resistance. RC is, thus, not negligible but does not limit the transistor
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Figure 4.37.: RC data of two TLMevaluations formodeling transistorswith normal (5µm)
and double width of source and drain electrode.
preparation ability I0 (A) vc (V) RC(VGS=-50V) (MΩcm)
series A 4-Point 23 35 0.50
series A TLM 65 52 0.22
series B baked 444 288 0.95
series B non baked 330 190 0.33
series C normal WF 92 88 0.14
series C double WF 20 40 0.30
Table 4.5.: Overview of different fitting parameters of the measurement series for
contact resistance from different measurement series.
performance. Indeed, the strong VGS dependence of the contact resistance even
supports the switching behavior of the transistor.
The behavior of the contact resistance can be described in good approximation by
an exponential function. For the fit functions (dashed red lines) in Figure 4.35, 4.36
and 4.37 the following equation was used:
RC =
VDS
I0 ∗ exp(−vc/(VGS − VT)) (4.1)
with I0 as injection current for infinite VGS and vc as barrier voltage of the contact.
The values used for these fits are given in Table 4.5.
4.2.4. UPS Measurements
In order to investigate the density of states in the SSC layer of the transistors,
a UPS study was performed together with Max Tietze. For this study, a gold
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Figure 4.38.: Intensity of the UPS signal is plotted over the binding energy of the electrons
for spin-coated SSC. The measurement data are fitted by an exponential function and the
sum of four Gaussian functions.
back contact was evaporated on a glass substrate starting with 5 nm of Cr for an
appropriate adhesion followed by 30 nm of Au. Onto this electrode, a 50 nm thin
layer of SSC was spin-coated from a tetralin solution, as it was previously done
for the bottom-gate SSC transistors. The substrate was cut to fit into the UPS
setup after spin-coating. Afterwards, the sample was transferred to the vacuum
chamber and baked at 80 ◦C for 10min, in order to evaporate the residual solvent.
This process was monitored by a mass spectrometer. A clear pronounced peak
for tetralin was observed during the heating of the sample. Upon reaching the
baking temperature of 80 ◦C, this peak already vanished, indicating the removal
of tetralin from the layer.
After preparation, the sample was transferred to the UPS chamber and measured
as described in Chapter 3.3.5. Overall, four scans of the energy spectrum were
performed. Further scanswere not done, because themeasured spectrum already
started to shift due to a charging of the sample.
The averaged measurement data of these four scans are shown in Figure 4.38. In
this figure, the background was already subtracted. The fit functions are plotted
for a Gaussian distribution and an exponential approach (red line), respectively.
The ionization potential of SSC was determined to 4.99 eV, the Gaussian variance
was fitted with a value of 0.31 eV, and the slope of the exponential function can
be estimated with 0.18 eV. There were several Gaussian functions necessary for
a reasonable fit of the HOMO in Figure 4.38, thus, it can be assumed that the
HOMO and next orbital beneath lie close to each other.
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Figure 4.39.: Transfer (left hand side) and output (right hand side) characteristics of
a 20µm modeling transistor that was prepared in cooperation with the industrial
partner and measured in the cryostat. Measurement curves are shown for various
temperatures in a range from 173K to 373K.
4.3. Cryostat Measurements
For a deeper insight into the transport phenomena, a temperature dependent
investigation of the transistors behavior is necessary. Thus, the modeling
transistors from the industrial partner was measured in the cryostat, as described
in the Chapter 3.3.1. For the TLM evaluations, the channel lengths of 5 to 50µm
from themodeling transistorswere examined, as it was done at room temperature
previously. The temperature range is varied from 173K to 393K in steps of 20K.
In this chapter, the results of the charge-carrier mobility, the threshold voltage,
and the contact resistance are discussed.
4.3.1. Transistor Characteristics
Figure 4.39 shows transfer (left hand side) and output characteristics (right hand
side) of the 20µmtransistor for allmeasured temperatures. The thermal activation
of the charge-carrier transport in the transistors is obvious in these graphs. In
contrast to a classic inorganic MOSFET, the current is increasing with higher
temperatures (cf. Chapter 2.2.1).
The current rises steadily at least up to a temperature of 353K. At higher
temperatures, however, this trend turns around and the current decreases. While
the behavior for lower temperatures is reversible, this drop above 353K is
irreversible. The transistor is permanently damaged, the charge-carrier mobility
decreases sharply while the hysteresis behavior becomes significantly stronger
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(cf. Chapter 4.5.3). This degeneration of the semiconductor defines an upper
limit in the temperature for the application of these transistors. However, this
degradation does not have its origin in the semiconductor physics of the transistor
and is, therefore, not further discussed in this chapter.
In comparison to the measurements at room temperature (cf. Figure 4.22),
the higher OFF-current is noticeable. This high current does, however, not
originate from a real current flow through the transistor, but is due to the cryostat
measurement setup. The current is measured as a leakage current from source
to the gate electrode. In part, it flows through the semiconductor layer that is
deposited over the whole substrate. This part can be reduced by cutting the PET
substrate. However, there seems to be another leakage current in the wiring of
the cryostat, which could not be avoided during the measurement. The sub-
threshold behavior of the transistors can, therefore, not be evaluated and is not
further discussed in the following.
Meaningful statements, however, are possible on threshold voltage and charge-
carrier mobility. A shift of VT in Figure 4.39 is clearly visible, and the rise of
a current at higher voltages is primarily related to an increase of µ, due to the
thermal activation of the hopping transport.
In addition to the first measurement series with a channel length variation, a
measurement of a further 50µm transistor was performed at a later time, wherein
it was possible to extend the temperature range down to 70K. Although the
transistor stems from a later preparation, the results are in good agreement with
the previous measurements. Figure 4.40 shows the transfer characteristic of the
50µm transistor from both measurement series.
From the saturation regime of the transfer characteristics in Figure 4.39, VT and
µ were extracted. The results of VT are plotted in Figure 4.41 for all channel
lengths. As the origin of the threshold voltage is related to the gate capacity, it is
not expected to depend on the channel length. This prediction is confirmed by the
measurement data, with the exception of very short channel lengths. For L=5µm
and L=7.5µm, short channel effects lead to an increase in VT.
However, all transistors show the same trend for low and high temperatures.
For temperatures lower than room temperature, the absolute value of VT is
increasing. This observation is also reproduced by the secondmeasurement series
(Figure 4.41), where the shift of VT becomes dramatically larger for temperatures
below 130K. However, also for high temperatures VT increases again. The
minimum and, thus, optimum VT is located close to room temperature.
The increase at high temperatures can be attributed to the non-reversible transistor
degradation in this temperature range. For lower temperatures, the observed
trend was not expected. The most plausible explanation for this behavior is the
existence of donor traps that are located at the interface between semiconductor
and dielectric. Upon occupation, these trap states induce a positive charge in
opposite to the gate electrode, when occupied, and, thus, lead to the higher value
of VT. At higher temperatures, the charge carriers have a higher average energy
and do, therefore, less probably occupy the trap states - VT is decreasing. For the
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Figure 4.40.: Transfer characteristics of the 50µm modeling transistors. The green
lines correspond to the first measurement series, the blue lines to second series with
temperaturesdown to 77K.However, the lowest characteristic in this graphwasmeasured
at 90K, where the current signal was already at the limit of the measurement station. In
the second series, the set temperature is 3K lower for each corresponding temperature in
comparison to the first series (e.g. 170K and 173K).
simulation in Chapter 4.4.5, this occupation is described by a Boltzmann statistic:
VT = 2V − 9.4V × 10−11 cm2 × nQF (4.2)
nQF(T) = 1.1 × 1014cm−2
(
1 − 1
exp (0.01 eV/kBT)
)
(4.3)
The charge-carrier mobility evaluated in the saturation regime is plotted for the
different channel lengths in Figure 4.42. The behavior is independent of the
channel length and shows a clear trend of thermal activation over several orders
of magnitude. The second measurement series in Figure 4.42 confirms this trend
and extends it for temperatures below 170K. In Figure 4.43, the data of the 50µm
transistor is plotted in an Arrhenius plot. The measurement points follow a
straight line in this plot and can, thus, be described by an Arrhenius formula: µ =
µ0×exp (−EA/kBT). In a range from 130 to 350K, the fit function that is symbolized
by a red line in Figure 4.43 describes the measurement results quite well with
an activation energy (EA) of 170meV. For temperatures smaller than 130K, a
second regime seems to occur, with an activation energy of 80meV (dashed line).
However, this fit is only based on twomeasurement pointswith a poor on/off-ratio
of the transistor at these temperatures, due to the high leakage current.
Within the second measurement series, two transistors with and without DE1
layer in the dielectric stack were compared. The most noticeable difference for
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Figure 4.41.: The temperature behavior of the threshold voltage plotted for all transistors
with different channel length from the first measurement series and the 50µm transistor
from the second series.
these two transistors is the charge-carrier mobility that is plotted in Figure 4.43
with purple stars. The value of the charge-carrier mobility is reduced by a factor
of approximately seven in the observed temperature range, but it shows the same
temperature behavior with similar activation energy. Thus, it can be assumed that
the roughness and surface energy of the dielectric interface (DE1 orDE2) influence
the prefactor of the charge-carrier mobility µ0, but do not change the principle of
hopping transport in the organic semiconductor. For both measurement series,
a region of reduced activation energy is observed for very low temperatures. At
least, an analogy with the MN rule in equation 2.9 is not found here.
4.3.2. Contact Resistance
As announced above, the channel length variation of the measurement series was
used to perform a TLMevaluation at various temperatures. At room temperature,
for each channel length five transistors were available (cf. Chapter 4.2.3).
Depending on these results, for each channel length, the transistor with a
mean value in threshold voltage and charge-carrier mobility was chosen for
the temperature dependent measurement. Nevertheless, there was only one
transistor per channel length and, thus, the statistic noise is significantly higher
compared to the evaluation at room temperature. Some measurement points that
showed strong deviation from the expected result were not considered in the
analysis. The 5µm transistor showed a deviating behavior at high temperatures,
which is probably due to condensed water occurring upon the temperature
increase from low temperatures. Furthermore, the 30µm sample shows poor
results at low temperatures, because the electrical contact was broken upon
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Figure 4.42.: Charge-carrier mobility evaluated from the saturation regime (formula 2.30)
plotted over temperature. The transistors with different channel length from the first
series and the 50µm transistor from the second series show a similar thermal activation.
cooling due to a loose connection. Nevertheless, the measurements provide
a consistent picture. Figure 4.44 shows that the charge-carrier mobility in the
linear regime of the transistor is nearly independent of VGS, and follows the
same temperature dependence over the entire range. In the Arrhenius plot in
Figure 4.43, it becomes clear that the approximated activation energy of 170meV
is valid for all investigated channel lengths and the full voltage range.
Even more exciting is the evaluation of the contact resistance. In Figure 4.45,
the results for RC are also plotted over VGS and T. The dependence on VGS
confirms the observationsmade before at room temperature. For all temperatures,
an exponential increase in the contact resistance is observed at low voltages.
However, the temperature at which the resistance is determined has even more
influence on the contact resistance. Looking atRC at a fixedvoltage, it also behaves
Arrhenius-like with an activation energy close to 170meV - similar to the charge-
carrier mobility.
This observation suggests that transport channel and contact resistance are both
limited by the same factor: the transport in the organic semiconductor. Due to the
geometry of the transistor, charge carriers have to pass through the semiconductor
layer to reach the conducting channel after being injected at the electrodes. The
same activation energy for channel and contact resistance is a clear indication that
RC is not limited by the actual charge-carrier injection, but by this transport
through the semiconductor. Thus, the phenomena of current crowding that
are described in Chapter 2.3.3 have an impact on these transistors. This is an
important point for the following simulations.
Analogous to the evaluation at room temperature, the contact resistancemeasured
over all these temperatures can be approximated by describing the current density
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Figure 4.43.: Arrhenius plot of the charge-carrier mobility. The 50µm transistor from the
first and second series are compared to a transistor that was prepared without DE1 layer
in the dielectric stack. The red line symbolize the Arrhenius fit function.
with an exponential function (cf. Equation 4.1). This simple approach works
surprisingly well by a simple multiplication with an Arrhenius factor. In this
way, RC can then be written as:
RC =
VDS
I0 ∗ exp[−vc/(VGS − VT) − EA/kBT] . (4.4)
In Figure 4.46, the colored lines symbolize fit functions using this equation with
values of vc=37V, EA=155meV and I0=-1.26A for each temperature. Only VT was
a free parameter during the fitting process, as it is not constant with temperature.
4.3.3. Density of States
From the evaluation of the activation energy, additional information concerning
the density of states, DOS, can be obtained. In Figure 4.47, EA is plotted over
the gate voltage. For gate voltages smaller than VT, the transistor is closed and
no significant charge-carrier transport takes place in the channel of the transistor.
Thus, this part of the graph is not interesting for evaluation. For VGS above VT, EA
shifts steadily to smaller values. This behavior can be attributed to a change of the
charge-carrier density, n, that is controlled by the gate voltage; it can be intuitively
understood with a simplified model. The model assumes that the charge carriers
move on a fixed transport level in theHOMOof the semiconductor. The transport
level lies in a range of the DOS that is sufficiently wide and, thus, ensures a
close spatial formation of the states that enables an effective hopping transport.
However, at low charge-carrier density, only the states at the edge of the HOMO
are occupied. In order to reach the transport level, the charge carriers have to be
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Figure 4.44.: Charge-carrier mobility evaluated via TLM in the linear regime of the
transistors. For the evaluation calculation of each data point, all transistors with different
channel length were considered.
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Figure 4.45.: Contact resistance evaluated via TLM depending on temperature and
overdrive voltage (VGS − VT). The colored lines symbolize the approximation with
Equation 4.4.
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Figure 4.46.: Arrhenius plot of the charge-carrier mobility evaluated in the linear and
the saturation regime. Both methods reveal the same temperature dependence.
Furthermore, the reciprocal value of the contact resistance shows an Arrhenius
behavior with nearly the same slope.
thermally activated by the activation energy. In this model, the activation energy
defines the position of the originally occupied state relative to the transport level.
If the gate voltage rises, the charge-carrier density is increasing and the DOS is
gradually filled. Thus, the energetic distance the charge carriers must overcome
to reach the transport level becomes smaller and smaller. This is the reason for
the reduction of EA for large VGS. Conversely, the DOS of the semiconductor can
be deduced from this context [138].
The charge-carrier density in the channel of the transistor during themeasurement
needs to be estimated (cf. Chapter 4.2.1). With the assumption that the
accumulation channel has a constant dimension of dch =5 nm, the charge-carrier
density is calculated dependent on the gate voltage as:
n =
Ci ∗ |VGS|
e ∗ dch (4.5)
Figure 4.48 shows how EA behaves in dependence of n. The evaluation was done
for all used channel lengths and source-drain voltages. Exemplarily, three VDS
for a channel length of 50µm and a measurement at 20µm are plotted. With this
graph, an illustration of the DOS is realized. The red line shows a fit with an
exponential function:
DOS(EA) = 9 ∗ 1023cm−3 × exp (−EA/15.6meV) (4.6)
In the considered range of n, this approach works well and, according to
Figure 4.48, this conclusion is independent of L and VDS. Thus, it seems that
there exists an exponential tail of the HOMO distribution as it is often described
109
4. Organic Field-Effect Transistors - Experiment and Simulation
-60 -40 -20 0
0.0
0.1
0.2
0.3
0.4
   50µm VDS= -5V
   50µm VDS=-40V
   50µm VDS=-60V
   20µm VDS=-40V
VT
E A
 
[eV
]
VGS [V]
Figure 4.47.: The activation energy, EA, depends on VGS. This dependence is not
influenced by the channel length or VDS.
in the literature [139]. However, for higher charge-carrier densities, the measured
data deviate from the fit. It can be assumed that the DOS changes into a Gaussian
distribution at this point. For an exact description of this Gaussian distribution,
the energy range of the measured data is not large enough. However, the
estimation of the HOMO tail is a valuable result. This result is a strong sign
for the validity of using an exponential DOS in the following simulations.
4.4. Transistor Simulation
4.4.1. Introduction of Device Simulation with Genius
In this chapter, the experimental results from the previous chapters are used as
a basis for the device simulation with Genius (cf. Chapter 2.4). The objective of
the simulation is the reproduction of the results from the temperature dependent
measurements and, thus, a reasonable model of the transistor behavior. This
leads to a deeper understanding of how the geometry and material parameters
influence the transistor characteristics. In particular, the origin of the contact
resistance and the dependencies of the charge-carrier mobility are investigated.
In summary, a model of the transistor is created for future applications that
allows the estimation of the transistor response upon changing the preparation
conditions and the transistor geometry before it is tested experimentally.
The input data for the simulation can be divided in three categories:
• Definition of the geometry: This definition includes the arrangement and
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Figure 4.48.: EA is plotted over the estimated DOS for exemplary L and VDS. The
distribution can roughly be approximated by an exponential function (dashed line,
Equation 4.6).
size of electrodes, semiconductor and dielectric layers, the shape of the
interfaces, and also the mesh of the simulation.
• Material parameter: For the simulation of organic transistors, newmaterials
have to be defined in Genius. Each material definition consists of files
that include material parameters such as the dielectric constant, energy
levels, etc. and models for the charge-carrier mobility and the trap level
distribution.
• The properties of interfaces between material areas: Thus, work function,
contact resistance and interface traps can be described with these parame-
ters.
The simulation of a typical transistor characteristic took about 30min on the
used office computer. In order to allow a fluent succession of simulations, a
pearl script was used that automatically starts the simulations for a given list of
parameters one by one. During this process, the convergence of the simulations
was a problem. In the case of more complex geometries and, in particular, for
complex models of the charge-carrier mobility, the success of the simulation is
limited by the solver of Genius.
4.4.2. Mesh and Geometry
The geometry of the simulated transistors is adapted from the design of the mod-
eling transistors that were prepared in cooperation with the industrial partner.
Thus, regarding the staggered arrangement and the thickness of each layer, the
111
4. Organic Field-Effect Transistors - Experiment and Simulation
simulation is in accordance with the experiments. However, the roughness of the
surfaces is not included in the geometry applied in the simulation, as it is based on
straight lines and right angles. Special attention was paid to the area of the source
and the drain electrode. Due to the bottom-contact and top-gate preparation of
the transistors, a step occurs formed in the dielectric corresponding to the edge
of the source and drain electrodes as visible in Figure 4.49. Both the shape of the
electrodes and the shape of this edge have an important impact on the charge-
carrier injection. In order to achieve a good agreement between simulation and
experiment, the geometry was adapted to the cross-section from the electron
microscope. However, the cross-section shown here is only an example. For
different preparation series, significant deviations may occur at this point that
cannot be taken into account in the simulation.
The mesh for the simulation was adjusted to the geometry with respect of its
shape and density. A high density of mesh points was chosen for the area
of the electrodes and the transistor channel, the bulk of the transistor was set
to a medium density and the dielectric layer on a low density. Thus, a good
compromise between accuracy and calculation time was achieved. A triangular
mesh was used for most of the simulations discussed here.
Figure 4.49.: TEM picture of the transistor cross-section along the channel fitted by
the mesh of the simulation.
4.4.3. Contact Resistance of Charge-Carrier Injection
As a preliminary investigation, the impact of contact resistance on the transistor
characteristics is investigated. In the simulationwithGenius, the contact behavior
can be configured as an Ohmic resistance at the interface between electrode and
semiconductor, or it can be defined as a Schottky barrier by setting the work
function of the electrode. In the following study, both kinds of injection resistance
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were varied over several orders of magnitudes in order to discuss their impact
on the transistor characteristics. Along the way, a constant model for the charge-
carrier mobility was applied.
In Figure 4.50, the output characteristics are shown for the variation of an Ohmic
RC. As expected, the ratio between contact resistance and channel resistance
plays the major role. A contact resistance that is much smaller than the channel
resistance (RC = 103Ω) does not visibly change the characteristic. On the other
hand, if RC is much higher (RC = 109Ω), the transistor behavior is suppressed
and the characteristic clearly dominated by the Ohmic resistance. The behavior
becomes interesting when channel and contact resistance are in the same range
(RC = 106Ω). In case of the Ohmic resistance, RC is independent of the applied
voltages, while the channel resistance, Rch, is strongly dependent. Thus, RC is
dominating for high gate voltages (VGS<-15V).
With the model of a Schottky injection, the observations are similar to the
discussion above for the case of RC being much higher or lower than Rch. An
energy barrier of ∆E=0.25 eV is already enough to suppress a normal transistor
behavior. For ∆E=0.1 eV, RC and Rch are in the same range. Now RC is voltage
dependent, because the injection behaves as a diode. Thus, RC has a significant
impact on the characteristics for low voltages and is less important for higher
voltages. This effect is visible in the transfer and output characteristic and leads
to a slightly s-shaped bending in the output characteristics.
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Figure 4.50.: Simulated transistor characteristics for an Ohmic and a Schottky in-
jection process of the charge carriers at the source electrode for different contact
resistances, RC, and barriers, respectively.
Despite the different geometries, the observed influence of the contact resistance
agrees qualitatively with the bending that was observed in the characteristics of
several bottom-gate transistors in Chapter 4.1. Especially, the coplanar transistors
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based on the same semiconductor in Chapter 4.1.5 showed a bending in the
characteristics that could be attributed to a Schottky barrier as it is demonstrated
in Figure 4.50 b).
However, the staggered transistors prepared in cooperation with the industrial
partner do not exhibit such bending. Thus, the value of RC corresponding to
the charge-carrier injection must be significantly smaller than Rch, such that its
impact is not visible in the characteristics. The huge differences between bottom-
gate and top-gate transistors concerning the injection behavior are somehow
surprising, as in both cases the same materials for electrodes and semiconductor
were used. However, it was also reported by other groups that a staggered
transistor geometry provides smaller contact resistance, because the area of the
electrode that is involved in the injection process can be much larger [140], [141].
Apart from the contact resistance at room temperature discussed here, the
measured temperature dependence of RC (cf. Chapter 4.3.2) cannot be explained
by the model of an injection resistance. Thus, all indications suggest that the
contact resistance is caused by the geometrical situation for the injection and
ejection of charge carriers. Therefore, the injection at the surface of the electrode
is initially assumed to be ideal for the following simulations.
As already discussed in Chapter 2.3.3 and 4.3.2, the staggered geometry causes
a geometric contact resistance. After injection at the source electrode, charge
carriers have to travel through the whole layer of the semiconductor in order to
reach the accumulation channel. This contact resistance depends on the charge-
carrier mobility and on the geometry parameters such as the size of the electrode
or the thickness of the semiconductor layer. The process of this resistance is
illustrated in Figure 4.51. This picture shows the current density and the electric
field at the source and the drain electrode at voltages of VGS=-15V and VDS=-60V.
The fundamental difference between injection at the source electrode and ejection
at the drain electrode is clearly visible. At the source electrode, charge carriers
are injected from the top of the electrode into a thin accumulation channel at the
dielectric interface, while at the drain electrode charge carriers are arriving from
thewhole bulk of the semiconductor. Such differences are in good agreementwith
the 4-point-probe measurements in Chapter 4.2.2, where a significantly higher
resistance for the source electrode was observed.
4.4.4. Temperature Dependent Simulations
With a first model for the charge-carrier mobility, the experimental observations
concerning the dependencies of the charge-carrier mobility on temperature and
the electric field shall be reproduced. The temperature dependence was found to
follow anArrhenius activation in Chapter 4.3.1, while for the electric field a Poole-
Frenkel behavior was observed in Chapter 4.2.1. Therefore, the model describes
the charge-carrier mobility via a zero-field mobility, µ0, a Poole-Frenkel termwith
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Figure 4.52.: Simulation of the Arrhenius-like temperature dependence with
EA=170 eV. Plotted are the transfer characteristics (a) of the 50µm transistor, ana-
logously to Figure 4.39. The temperature behavior is dominated by the model of
the charge-carrier mobility. The mobility values extracted from the measured and
simulated curves are compared in (b).
• The simulation does not obtain a temperature dependence of the threshold
voltage and the sub-threshold slope. This is in contrast to the experimental
data, where a clear dependence was observed.
4.4.5. Implementation of Donor Traps
Asdiscussed inChapter 4.3.1, the increase of the threshold voltage for low temper-
atures can be described by donor traps at the interface between semiconductor
and dielectric. Such a trap density is, thus, implemented in the simulation.
The density of the donor traps was calculated by Equation 4.2, separately for
each temperature and applied to the simulation. The used values are stated in
Table 4.6. The repetition of the simulation from Figure 4.52 with implementation
of the donor traps is shown in Figure 4.53. The behavior of the threshold voltage,
VT, is nowwell reproduced for the whole temperature range. Indeed, the already
good agreement between simulation and experiment is surprising at this stage
considering that the simulation assumes a charge-carrier mobility that does only
depend on the temperature.
However, there are still deviations visible concerning the bending of the charac-
teristics. These deviations are even larger for transistors with smaller channel
length and measurements at lower VDS, as it is shown in the following section.
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Figure 4.53.: Temperature dependent simulation of the 50µm transistor with imple-
mentation of donor traps at the dielectric interface resulting in a correct description of
the threshold voltages. The occupation of the trap states is calculatedwith Boltzmann
statistics. The values for each temperature are stated in Table 4.6.
Temperature [K] 173 193 213 233 253 273 293 313 333
Charge density
[1010cm−2] 7.38 6.61 5.99 5.48 5.04 4.68 4.36 4.08 3.83
Table 4.6.: In order to reproduce the temperature dependent threshold voltage, donor
traps at the dielectric interface are implemented in the simulation. Their occupation
is calculated by Boltzmann statistics in Equation 4.2 for each temperature.
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4.4.6. Poole-Frenkel Discussion
The slight differences between the measured and the simulated characteristics
in Figure 4.53 may be attributed to two possible reasons concerning the applied
model for the charge-carrier mobility. Either a dependence of the charge-carrier
mobility on VGS and the related charge-carrier density, or a dependence on
the electric field strength, F. Both dependencies are not yet considered in the
simulation. Thus, as a next step, the value for the Poole-Frenkel factor, β, in
Equation 4.7 is stepwise increased.
InChapter 4.2.1, aPoole-Frenkeldependenceof the charge-carriermobilitywas es-
timatedwith β=4.9×10−4 (V/m)−0.5. In order to study the influence of such a depen-
dence, simulationswith β0=0, β1=4.9×10−4 (V/m)−0.5, and β2=4.9×10−3 (V/m)−0.5 are
compared.
From its definition, it is expected that the Poole-Frenkel factor has an important
impact only for the case of high electric fields. This is especially the case for
transistors with a short channel length. Within the investigated range of channel
lengths from 5 to 50µm, F is varied by a factor of 10. As a demonstration of
this fact, Figure 4.54 shows the curves of simulations with and without a Poole-
Frenkel factor of β1=4.9×10−4 (V/m)−0.5. For small channel lengths, this factor has
a significant influence on the curvature of the transfer characteristic. As expected,
this influence ismuch smaller for large channel lengths due to the reduced electric
field strength. Thus, the deviation of the bending in the characteristics for a
channel length of 50µm cannot be explained with a Poole-Frenkel factor of this
value.
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Figure 4.54.: Simulated transfer characteristics with and without Poole-Frenkel term
for all investigated channel lengths. The shorter the channel, the higher is the impact
of the Poole-Frenkel factor.
The simulated transfer characteristics for the different Poole-Frenkel factors are
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plotted with the experimental data in Figure 4.55, . Exemplarily, the data for the
temperatures of 333, 253, and 173K, the channel lengths 50 and 10µm and the
VDS of -5 and -60V are shown. For the long channel length, the simulated curves
are in good agreement with the experimental data. However, for VDS =-5V small
deviations are visible, the simulations are insensitive regarding the Poole-Frenkel
factor. All simulated curves lie directly on topof each other, even for the value of β2
(light green line) that is ten times higher than the experimentally estimated value
of β1. For the smaller channel lengths, the deviations between simulation and
measurement are more pronounced. In this case, the Poole-Frenkel factor does
lead to an improvement and brings the simulation closer to the experimental
data. However, this is only true for high VDS and only the highest value of β2
has a significant impact on the simulation. Figure 4.55 d) suggests even higher
Poole-Frenkel factors are necessary for a correct description of the experimental
values.
As a measure of the influence of the Poole-Frenkel factor on the transistor
performance, the charge-carrier mobility was determined from the simulated
characteristics analogously to the evaluation of the experimental curves, e.g. in
Chapter 4.2.1. This results in the picture of µ over different L that is shown in
Figure 4.56. In case of a small Poole-Frenkel factor, the evaluated mobility is
decreasing for smaller channel lengths, because a short channel transistor is more
affected by contact resistance due to a higher ratio between contact and channel
resistance. On the other hand, the higher electric field leads to an increase of the
mobility in the channel of the transistor in the case of a small channel length.
With a higher Poole-Frenkel factor, this second effect becomes more important,
in a way that the trend for the evaluated mobility appears to be reversed for a
Poole-Frenkel factor of 4.9×10−3 (V/m)−0.5. Thus, depending on the value of the
Poole-Frenkel factor, both contrary trends are possible. However, the data from
the measurements in Figure 4.56 (black dots) clearly supports the smaller Poole-
Frenkel factors. This argumentation is valid for the three temperatures shown in
Figure 4.56. It is, thus, observed for the full range of investigated temperatures.
On the other hand, Figure 4.57 displays the output characteristics for the 50µm
transistor. Again, the simulations with the three different Poole-Frenkel factors
are plotted in comparison to the measured data. As observed for the transfer
characteristics, the simulation with zero and small Poole-Frenkel factor lie almost
on top of each other. For both, a significant deviation from the measurement
is visible concerning the slope in the linear regime of the characteristics. The
simulation with the highest Poole-Frenkel factor β2 (in turn µ0 is reduced by 35%)
shows a reduced deviation from the measured slope.
In summary, a large Poole-Frenkel factor leads to an improvement of the
simulation in situations, where the contact phenomena have a high contribution
to the transistor behavior. This is the case, for instance, at small channel lengths
and for low voltages. In the region of the characteristics that are dominated by
the channel behavior, the Poole-Frenkel factor is not necessary. This observation
can easily be understood by consideration of the arrangement of the electric field
from the simulation. In Figure 4.58, the absolute value of the calculated electric
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(c) VDS=-60V, L=10µm
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Figure 4.55.: Impact of the Poole-Frenkel factor on the characteristics of the 50µm
and 10µm transistors for VDS =-60V and -5V. The simulated lines without, with an
experimentally expected, and with a large Poole-Frenkel factor lie on top of each
other. A deviation for different Poole-Frenkel factors is only visible for high electric
fields at low L and high |VDS|.
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Figure 4.56.: Effective charge-carrier mobilities evaluated from the simulated and
measured transfer characteristics dependent on the channel length of the transistor.
For short channel length two contrary trends are observed in the simulation for
increasing Poole-Frenkel factors.
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Figure 4.57.: Output characteristics of simulations for different Poole-Frenkel factors
in comparison with the experimental data.
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plotted in Figure 4.59. Three temperatures, 173K, 233K and 293K, are chosen
to cover a wide range and again the three different Poole-Frenkel factors of β0=0,
β1=4.9×10−4 (V/m)−0.5 and β2=4.9×10−3 (V/m)−0.5 are applied. On the logarithmic
scale in Figure 4.59, the absolute values are plotted. For the high Poole-Frenkel
factor, β2, (stars) the evaluated contact resistance is even negative in the range of
VGS<-10V, due to the higher mobility at smaller channel length.
However, without a Poole-Frenkel factor, the principal behavior of the contact
resistance regarding temperature and voltage dependence is well reproduced.
The absolute values for each set of parameters are actually higher than the
measured contact resistance by about a factor of two. This observation strongly
supports the hypothesis of the geometric contact resistance beingmore important
than the injection resistance. For the simulation with the Poole-Frenkel factor β1,
a visible reduction of the contact resistance is observed. As discussed previously,
the impact of the Poole-Frenkel factor is higher for the contact behavior than for
the transport in the accumulation channel due to field distribution in Figure 4.58.
However, also for β1, RC is still too high in the simulation. Thus, the real Poole-
Frenkel factor is in the range between β1 and β2. For this factor, the short channel
behavior in Figure 4.56 is reversed. This leads to a misinterpretation of the TLM
evaluation method that results in the negative values of RC. The increase of the
charge-carrier mobility for short channel transistors causes a disproportionate
decrease of the channel resistance with L that is not expected by TLM, as TLM is
based on the prediction of µ , µ(L).
For the industrial transistors, it can be concluded that firstly the geometric
contact resistance is more important than the injection resistance, secondly the
dependencies of the contact resistance are well reproduced by the simulation,
and thirdly the Poole-Frenkel factor of 4.9×10−4 (V/m)−0.5 seems to be good match
with the measurement data.
4.4.8. Simulation with Advanced Mobility Models
Overall, the implementation of a Poole-Frenkel factor leads only to a slight
improvement regarding the match between simulation and experimental data. In
order to achieve better results, more complex mobility models are implemented
and tested for the simulation, taking the dependence on the charge-carrier
concentration into account. A selection of popular models is presented in
Chapter 2.2.1. From these models already a preselection can be done, due to the
clearly observed Arrhenius-like temperature dependence in the measurements.
Thus, theGDM that expects a non-Arrhenius behavior and the EGDMcan already
be excluded at this point.
The models from Vissenberg, Limketkai, and Fishchuk were selected for a
detailed investigation. In a prelimary consideration, the models are fitted to the
mobility data that was evaluated from the measurement of the 50µm transistor.
Figure 4.60 a) shows the measured temperature dependence for different gate
voltages and the previously used fit of the Arrhenius dependence (dashed red
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Figure 4.59.: TLM evaluation of RC for the simulation data of three different Poole-
Frenkel factors in comparison with the experimental results.
line). A decrease of the activation energy with decreasing VGS (higher absolute
value) is observed. At high temperatures, the charge-carrier mobility is higher
for high gate voltages, but at low temperatures this trend is reversed. Thus, a
point of intersection occurs in the range of 210K. The best fits for the Vissenberg,
Limketkai, and Fishchuk models are plotted in Figure 4.60 b), c) and d). For the
calculation of the models, the charge-carrier density is deduced from the gate
voltage with the estimation from Section 4.3.3.
The Vissenbergmodel, given by Equation 2.23, shows its bestmatchwith themea-
surement data with the following parameters: σ=60×103A/Vcm, α=3.1×109 cm−1
and T0=430K. From Figure 4.60 b), it can be observed that the Arrhenius behavior
is in principle reproduced by this model. For lower VGS, activation energy
is decreasing and charge-carrier mobility is increasing. However, a point of
intersection, as it was observed in the measurement data, is not possible in the
Vissenberg model. An intersection would be expected for temperatures at T = T0,
however, for this point and temperatures above, the Vissenberg model is not
defined.
Within the Limketkai model that is developed on the basis of the Vissenberg
model, it is possible to use smaller values for T0. Thus, a better fit can be reached
with this model, as it is shown in Figure 4.60 c). As parameters σ=76A/Vcm,
α=5.0×109 cm−1, TF=0.1K and T0=190K are used here. Thereby, TF induces a
dependence on the electric field that is similar to the Poole-Frenkel relation
discussed above. However, there are still slight deviations in the temperature
behavior. While the measured data shows straight lines in the Arrhenius plot, the
fits from the Limketkai model are slightly curved.
The best results are achieved with the fit of the Fishchuk model using the
following parameters in Equation 2.26: µ0=70 cm2/Vs, σ=40meV, a/b=12 and
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Figure 4.60.: Fit of the mobility data with the different models for the charge-carrier
mobility depending on T and VGS.
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N=4.0×1022 cm−3. In Figure 4.60 d), the model reproduces the experimental data
over the full range of observed temperatures and gate voltages.
As next step, all three models are implemented into the simulation software.
Unfortunately, it turns out that these more complex models lead to a poor
convergence during the calculation processwithGenius. In case of the Vissenberg
and Fishchuk model, it is not possible to run simulations within the interesting
range of parameters VGS > VT. The Fishchuk model, for instance, does only
converge for VGS>-5V which represents the OFF-state of the transistor.
By reducing the width of the voltage steps and drastically increasing the number
of iterations, it is possible to simulate complete transistor characteristics with
the Limketkai model, at least for a limited set of parameters. However, the
parameters calculated as the best fit in the prelimary consideration do not lead to
meaningful results, as they do not reflect the temperature behavior correctly. This
might be attributed to the distribution of the charge-carrier density which was
roughly estimated within the prelimary fit, but is calculated spatially resolved
in the simulation. The simulation with the best match of the measured data
was conducted with the following parameters: σ=304A/Vcm, α=1.0×109 cm−1,
TF=0.1K and T0=210K. This simulation is plotted in Figure 4.61, but for temper-
atures below T0 no convergence is achieved here. Although the charge-carrier
mobility model from Limketkai reflects the dependence on the charge-carrier
density, the deviation from the measured data are larger than it is observed in the
previous simulationswith the simple Arrheniusmodel in Figure 4.53. Though the
temperature behavior for high gate voltages is also reproduced by the Limketkai
model, the deviations in the slope of the characteristics at lower voltages are
apparently higher. Further simulations with varied parameters provide even
greater deviations or inhibit the convergence of the simulation. At this point,
a final statement about the suitability of the introduced mobility models for the
simulation is not possible, at least not with the version of Genius used here.
In order to perform simulations with Genius including a reasonable mobility
model that concerns the dependence on the charge-carrier density, a simplified
model is compiled that is adapted from the evaluation in Chapter 4.3.3. The
activation energy of an Arrhenius-type mobility is supposed to depend on the
charge-carrier density as it is shown in Figure 4.47. This dependence is described
by the following equation and applied to the Gill rule in Equation 2.11:
EA = −σ logn/N0 (4.8)
Thus, the model is similar to the previously used model in Equation 4.7, but
combines the Arrhenius and the Poole-Frenkel factor in one factor, as it was
introduced by Gill et al. in 1972 [41], [42]. The free parameters of this model are
µ0, β, σ and N0. The term for the activation energy reflects the assumption
of the exponential DOS from Chapter 4.3.3. As shown in Figure 4.62, this
simple assumption leads to a reasonable dependence of n that allows a much
better fit of the measured mobility data than the simple Arrhenius model. A
point of intersection, as it is shown for the Limketkai and Fishchuk models, is
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Figure 4.61.: Best fit of transfer characteristics simulated with the Limketkai model
in comparison with the measurement data.
not possible here. However, in the considered range of parameters, the gate
voltage dependence is similar to the Vissenberg model as it can be seen from
the comparison with Figure 4.60 b). Thus, this model gives a good compromise
between a reasonable consideration of the temperature, the electrical field and the
charge-carrier density dependencies with a mathematical simplicity that leads to
good convergence in the simulation with Genius.
As values for the free parametersµ0=25 cm2/Vs, β=4.9×10−4 (V/m)−0.5, σ=25.7meV,
and N0=8×1018cm−3 are found to lead to the best results. In Figure 4.62, the
simulation with these parameters is compared with the previous simulations
of the simple Arrhenius mobility model. With this model, good results can be
achieved. However, an improvement over the simple model of the combination
of Arrhenius and Poole-Frenkel factor is only marginal.
In conclusion, it can be said that with the mathematical simple models used
here for the charge-carrier mobility, good results are achieved. This particularly
concerns the behavior of the transport in the channel of the transistor. In the
area of the electrodes, however, the spatial variations in the distribution of the
electric field strength and the charge-carrier density are significantly larger. How
these distributions appear in detail is sensitively dependent on the geometry of
the electrodes and the film thickness of the semiconductor. However, at least, a
reasonable approximation to the measured behavior is achieved with the used
presumptions.
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Figure 4.62.: Fit of the modified Gill model for µ of the measured data (a) and the
corresponding transfer characteristics (b).
4.5. Bias-Stress Reliability
4.5.1. Bias-Stress Phenomena
In order to realize reliable electronic applications, the stability of organic thin-film
transistors during operation is as important as their start of life performance.
Concerning the stability, two modes of transistor degradation are distinguished.
At first, many organic semiconductors degrade chemicallywith time, for instance,
if they are in contact with oxygen and water or are exposed to UV light. Such
degradation on a chemical level is molecule-specific and can in some cases be
prevented by small changes in the molecular structure. As an example, DNTT
is presented in Chapter 3.1 that is developed on the basis of pentacene [116].
It obtains similar electrical abilities, but it is chemically much more stable. For
many other materials, the best way to avoid chemically degradation is a proper
encapsulation. However, in this work, transistors based on SSC that is an air
stable material were studied under standard conditions. Measurements with
other semiconductors were always performed under nitrogen atmosphere. Thus,
chemical degradation due to the influence of oxygen and water can be neglected
in this work.
In addition to this chemical degradation, an electrostatic degradation is observed
for many thin-film transistors which is called the bias-stress phenomenon (cf.
Chapter 2.3.9). When the transistor characteristic is recorded in forward and back-
ward direction, as shown in Figure 4.63 for a pentacene bottom-gate transistor,
the transistor shows a hysteresis behavior. For the same applied gate voltages, the
current is different, dependent on the direction of the actual measurement sweep.
Even if the transistor is driven at constant voltages, the current drops with time
and follows a stretched exponential decrease, as it is described in Formula 2.42.
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Figure 4.63.: Dramatic hysteresis effects between forward and backward direc-
tion, observed in the transfer characteristic of a pentacene bottom-gate transistor
(L=20µm) measured in nitrogen atmosphere.
It can be observed that the degradation is directly dependent on the gate voltage,
whereas the source-drain voltage has no major impact. Moreover, this kind of
degradation is found to be reversible. After a certain time of relaxation, correlated
to the previous stressing time, the initial performance of the transistor is restored.
The behavior of the transistor is thus dependent on its history. This fact is best
illustrated in cascade measurements, shown in Figure 4.64.
During thesemeasurements,VGS is increased in steps of 10V from 0V to -50V, and
afterwards decreased in the same way (blue line). After each step of increasing
voltage, the voltage is kept constant for 10 and the typical stretched exponential
current decrease can be observed. However, when the voltage is decreased in
the second half of the experiment, the current response behaves qualitatively
different. In this case, the current starts at a lower level and increases with time.
Due to the previous stress at the higher voltage, the transistor is already charged
and now recovering at the lower voltage. This is in agreementwith the anomalous
bias-stress effect as reported by Bobbert et al. [111]. In contrast to this observation,
Figure 4.64 shows a cascade measurement with a variation of VDS for a constant
VGS of -50V. For this measurement, the current response of the transistor is nearly
rectangular as it is expected for an ideal device.
Furthermore, a variation in the thickness of the semiconductor layer does not
show any influence on the bias-stress behavior. Figure 4.65 shows the percentage
currentdrop forZnPc transistorswithdifferent layer thicknesses. Avariation from
15 to 250 nm does not cause a change to the bias-stress behavior. This indicates
that the observed charging effect happens at the interface, or at least close-by in
the accumulation channel. Furthermore, the bias-stress behavior does not depend
on the channel length and channel width. The charging is proportional to the size
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Figure 4.64.: Cascade measurement of a ZnPc transistor with a variation of the gate
voltage in steps of 10V between 0 and -50V. The decrease of the current intensity is
11.9% after the first 10 seconds at each VGS step.
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Figure 4.65.: Percentage current drop within the first 10 s for a series of ZnPc
transistors on an OFET-chip (cf. Chapter 3.2.2, L=20µm) with different ZnPc
layer thicknesses, average values of each four transistors. The drop seems to be
independent of this thickness.
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Figure 4.66.: Anomalous bias-stress behavior of a pentacene transistor (L=20µm),
doped with 1wt% F6-TCNNQ. After a normal bias-stress periode at VGS=-60V, the
current is increasing at reduced gate voltage of VGS=-30V. This increase saturates
and would return to a normal bias-stress behavior after a certain time.
of the interface between semiconductors and dielectric and, thus, the percentage
decrease of the current is independent of the geometry.
Overall, the picture of a charge transport into the dielectric layer during the
operation of the transistor as it is described in literature (cf. Chapter 2.3.9) is
confirmed. All measurements in this work are in accordance with the thesis of
protons moving into the dielectric layer and the resulting model by Bobbert et
al. [111] that predicts the anomalous bias-stress behavior. While anomalous bias-
stress is already demonstrated in Figure 4.64, Figure 4.66 shows the anomalous
behavior on a longer time scale. During a stress period at VGS=-60V, the current is
decreasing in a normal bias-stress behavior, protons are drifting into the dielectric
layer. After halving the applied gate voltage from -60V to -30V, the current
increases in a recovery process, as expected from the model. At this stage, the
driving force for the proton drift is abruptly reduced and some protons are able
to diffuse out of the dielectric. After a certain time, a point of maximum current
is reached, followed by the current decrease, due to the bias-stress at the lower
voltage.
Thewater content in the transistor is claimed to cause the bias-stress [108]. With an
electrolysis at the oxide interface, it delivers the protons for the migration into the
dielectric layer [111]. For the experiments that are shown in this chapter, however,
the water content in the transistors was minimized. The OFET-chips were baked
out in the vacuum chamber prior to the evaporation of the semiconductors
at 100 ◦C. After the preparation, the transistors were measured in a glovebox
with nitrogen atmosphere without exposure to air at any time. Thus, a water
contamination after the preparation can be ruled out, but it is still possible that
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Figure 4.67.: Results of charge-carrier mobility measurements on a ZnPc transistor
depending on measurement speed. The delay time defines the time interval a gate
voltage is applied before themeasurement is recorded, the refresh time defines a time
interval between two measurement points, at which all electrodes are grounded.
some traces of water were left on the hydrophilic SiO2 surface. To shield a gate
voltage of VGS=-60V with the oxide capacity of 14.6 nF/cm2, a proton density of
Npr = (Ci×VGS)/e = 5.47×1012cm−2 would be necessary on the surface. Therefore,
a mass of mH2O = 0.5× (Npr/NA)×18 g/mol = 0.33 ng/cm2 needs to be electrolyzed.
Such a small content cannot be excluded by guarantee. Thus, water is still a
possible reason for the bias-stress effect.
Mobility Measurement
The evaluation of charge-carrier mobility in the saturation regime is based on
the transfer characteristic. In case of such a strong hysteresis, as it is visible in
Figure 4.66, the mobility evaluation is distorted. While in forward direction, the
evaluated mobility is reduced, depending on the bias-stress time constant and
on the speed of the measurement sweep, in backward direction, the anomalous
bias-stress leads to an overestimation of the mobility. Figure 4.67 (blue line)
monitors the decrease of the measured mobility depending on the measurement
speed for the forward direction. The delay time defines the waiting time
at each measurement point, between the voltage application and the current
measurement. With increasing delay time, the measured mobility is decreased,
due to the longer time for bias-stress degradation. Due to the degradation that
happens in an exponential behavior, the first seconds are most important. Thus,
the degradation is even visible for fast measurement sweeps.
In principle, there are two possibilities to avoid this problem. One possibility is a
measurement of the transistor characteristic inmany circles or at constant voltage,
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until the shift in threshold voltage becomes smaller. According to Figure 4.66, the
speed of bias-stress is distinctly slowed down after a time of about 15min. A
second way to avoid distorted mobility data is the implementation of a refresh
time into the measurement procedure. This is realized by setting both transistor
voltages, VGS and VDS, to 0V after each measurement point. The green line in
Figure 4.67 shows an increase of themeasuredmobility with this refresh time. For
refresh times longer than 15 s, it is saturating towards the real value of the charge-
carrier mobility. The saturation and, thus, the required refresh time for a reliable
measurement is depending on the bias-stress charging time of the individual
transistor. For the example of a ZnPc transistor, it should not be smaller than 10 s
in order to keep the systematic error smaller than 5%.
Time Constant of Bias-Stress
The bias-stress degradation can be observed for all the transistors that were
prepared at the IAPP based on the OFET-chips (c.f. Chapter 3.2.2). For all the
different semiconductors, a similar behavior occurs that can be fit with stretched
exponential functions. In this section, a selection of these measurements is
presented: MeO-TPD, pentacene, and ZnPc as hole conducting materials, C60
as an example of an electron conducting material, and the polymer SSC, prepared
as described in Chapter 4.1.5. In Figure 4.68 the bias-stress degradation during
the first two hours is monitored for applied voltages of VGS = VDS = −30V (+30V
for C60, respectively). All these transistors show a similar behavior of current
decrease over time, but the time constant of this effect differs by several orders
of magnitude. While the bias-stress degradation of MeO-TPD and ZnPc is in
the range of 10-25% of the output current during the first two hours of bias-
stress, the degradation for pentacene and SSC is significantly larger. For both
materials, the current decrease is in the range of 90%. Such a transistor behavior
is not acceptable for logic applications. C60 also shows a strongly pronounced
bias-stress behavior, with a current decrease of more than 90%. Thus, bias-stress
degradation is observed for both charge carrier types: electrons and holes. The
principle behavior is identical for all investigated materials, but the amplitude of
degradation differs over a wide range.
The electrical interaction at the interface between semiconductor and dielectric
is crucial for the bias-stress behavior. Thus, it is expected that the arrangement
of semiconductor and dielectric causes the discrepancies of the measurements
in Figure 4.68. In order to investigate the influence of the dielectric surface,
transistors with a modified SiO2 surface were tested. For this purpose, HMDS
was used for passivation of the SiO2 surface as described in Chapter 4.1.4. The
application of HMDS leads to a hydrophobic surface and, thus, displaces residual
water that is suspected to originate bias-stress. For C60, the bias-stress effect is
reduced by the use of HMDS. Even clearer is the impact on pentacene transistors,
where the initial current drop of 90% is reduced below 10%. On the other hand,
for ZnPc and MeO-TPD, this positive effect of HMDS cannot be confirmed. ZnPc
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Figure 4.68.: Bias-stress behavior over the first two hours for bottom-gate transistors
based on the Si chips with a multitude of materials. For each material, preparation
with and w/o HMDS SAM are plotted. The dashed lines symbolize fit functions by
Formula 2.43, the parameters for each transistor are listed in Table 4.7.
transistors donot showgreat influence ofHMDSat all, and forMeO-TPD, the bias-
stress behavior is even more pronounced with HMDS. The question is how the
improvement in pentacene can be explained, as thewater displacement due to the
HMDS layer is expected to be similar for all investigated materials. However, the
change of surface energy could cause the different behavior of the materials. The
values for the HOMO energy and the Fermi level of the materials are displayed
in Table 4.7. The comparison of ZnPc and MeO-TPD with pentacene does not
justify such a different behavior here. Instead, it seems likely that the dramatic
improvement in pentacene can be related to crystal growth that is facilitated
by HMDS. The energy distribution of the surface states is supposed to have the
major impact on the time constant of bias-stress. However, these surface states are
difficult to predict and do not necessarily depend on the energy levels in the bulk
of the semiconductor layer. Particularly, they are dependent on themorphological
growth of the first monolayers.
The bias-stress behavior can be described by a stretched exponential function as
discussed inChapter 2.3.9. In Table 4.7, the fitting parameters for the time constant
τ and the stretching parameter β are shown for all fits of the measurements in
Figure 4.68. While β is rather constant for all materials in a range between 0.2 and
0.4, τ varies over several orders of magnitude. Thus, τ can be discussed as the
indicating parameter for the bias-stress stability of the transistor.
In the study of Bobbert et al. [111], β is measured with values between 0.5 in the
short time interval and 0.18 for longer times. In the related experiments, a value
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Material HMDS τ [s] β Imax [A] µ [cm2/Vs] HOMO [eV]
Pentacene no 6.1 × 102 0.32 1.03 × 10−4 0.12 -5.1 [117]
Pentacene yes 8.4 × 106 0.40 1.39 × 10−4 0.15
ZnPc no 1.7 × 105 0.39 2.82 × 10−6 1.9 × 10−3 -5.07 [117]
ZnPc yes 3.0 × 105 0.37 2.11 × 10−6 3.3 × 10−3
MeO-TPD no 5.6 × 105 0.40 1.15 × 10−7 4.4 × 10−4 -5.1 [117]
MeO-TPD yes 1.5 × 105 0.21 7.89 × 10−8 3.2 × 10−4
C60 no 1.3 × 101 0.36 2.27 × 10−5 0.2 -4.0 [117]
C60 yes 1.5 × 102 0.24 9.66 × 10−5 0.3 (LUMO)
SSC no 7.8 × 102 0.35 1.83 × 10−6 7.3 × 10−4 -5.5 [78]
Table 4.7.: Transistor and bias-stress fitting parameters for the transistors shown in
Figure 4.68.
of β is then observed between those two extremes. This observation is in good
agreement with the measurements in this work. Furthermore, τ is supposed to
be in direct relation to the HOMO energy of the semiconductor. The proposed
model by Sharma et al. [109] predicts an exponential relationship between the
HOMO level and the probability of the protons to enter the dielectric layer
from the semiconductor. Therefore, according to Sharma et al., an exponential
dependence of τ is expected and this seems to be supported by their experimental
results. However, a quantitative analysis and a clear proof of this supposed
relation is very difficult to provide. In addition to the position of the HOMO
level, a change of the semiconductor material causes many other variations in
the system that may as well influence the bias-stress behavior. A first point is
the ability of the semiconductor to absorb water which can significantly differ
between the semiconductors; another point is a broadened density of states that
is rarely described in its complexity by the single number of theHOMO level. The
semiconductors differ in the width of the HOMO distribution as well as in the
amount and position of trap states that are related to the morphology. Especially
the interface states are depending on the growth of the first monolayer of the
semiconductor. Therefore, even the position of the HOMO level, in the region of
the interface, might not be identical with the HOMO level measured for the bulk
of the semiconductor.
In the measurements performed here, the relation between bias-stress time
constant and the HOMO level cannot be confirmed. From the values in Table 4.7,
no clear trend is visible. However, we can provide evidence for the sensitivity on
surface states by the consideration of the samples that were treated with HMDS.
For semiconductors such as pentacene or C60 which benefit greatly from a crystal
growth, the HMDS monolayer apparently leads to an increase of the bias-stress
time constant. Other semiconductors as ZnPc and MeO-TPD, however, show
little differences in the bias-stress behavior. In general, it is a problem for this
discussion that all these measurements are difficult to compare with each other,
because the specific energetic situation at the interface between semiconductor
anddielectric cannot yet be studied quantitatively. At this point, the idea occurred
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to study slightly doped transistors with various doping concentrations, but the
samematrixmaterial. In thisway, at least a shift of the Fermi level can be achieved
without changing the morphological structure and DOS of the HOMO in the
semiconductor. Thus, the influence of the energetic situation on the bias-stress
behavior can be directly investigated.
4.5.2. Doped Transistors
MeO-TPD
In the following section, the influence of light doping in the semiconductor layer
on the bias-stress behavior of the transistor is investigated. As a starting point, the
characterizationof thedoped transistor is discussed. Dopingof the semiconductor
has several implications: First, the doping supports the charge-carrier injection,
as described in Chapter 2.3.5 and, thus, reduces the contact resistance. Secondly,
also the channel resistance is reduced, both in the ON-state as well as in OFF-
state of the transistor. Due to the increased charge-carrier density, the bulk of
the semiconductor exhibits a conductivity that can be interpreted as an Ohmic
resistor in parallel to the actual transistor channel.
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Figure 4.69.: Output characteristics of MeO-TPD transistors, pure (a) and slightly
p-type doped (b). The doped characteristics consist of the sum of an Ohmic bulk
resistance and the normal transistor resistance. If the bulk resistance is subtracted,
the original transistor characteristic is revealed (dashed lines).
In Figure 4.69 a), the comparison of an undoped and a doped transistorwithMeO-
TPD as semiconductor material is shown. For a gate voltage of 0V, the Ohmic
behavior of the doped bulk can be observed in the output characteristic of the
doped transistor, while the non-doped transistor is completely turned off at this
voltage and the current is below10−9A(cf. Figure 4.4). For higher gate voltage, the
current of the doped transistor results in the sum of the Ohmic bulk resistor and
the normal transistor behavior. As a consequence, there is no saturation voltage
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for high VDS, but still a linear increase of ID. In Figure 4.69 b) (dashed lines), the
Ohmic bulk resistance that was calculated from the linear increase at VGS = 0V
is subtracted for all higher gate voltages. In this picture, the resulting output
characteristic shows a quite similar behavior in comparison to the corresponding
undoped transistor.
However, the absolute ID in the ON-state is still higher in the doped transistor,
due to an enhancement of the charge-carrier mobility. The doping of the semicon-
ductor influences the charge-carrier mobility, due to two opposite mechanisms.
On the one hand, the molecules of the dopant induce an additional disorder
in the organic layer. For small doping concentrations, as used in this work,
and semiconductor layers that are already amorphous, this mechanism is not
dominant, but at high doping concentration (>5wt%) this disorder could lead to
a decrease in mobility. On the other hand, the increased charge-carrier density in
semiconductors leads to an increase in the mobility. This depends on the specific
density of states (cf. Chapter 2.2.1) and the charge-carrier mobility model that
is valid for the individual semiconductor. Due to the additional charge carriers
induced by the doping, trap states of the semiconductor HOMO are filled up
and in the case of a Gaussian DOS, for instance, the shift of the Fermi level
leads to a shift of the transport level into a region of a broader DOS. Thus, the
hopping probability is improved and the mobility increased. For the example of
theMeO-TPD transistor fromFigure 4.69 b), the charge-carriermobility, evaluated
in the linear regime of the characteristics, increases from 2.3×10−5 cm2/Vs to
5.9×10−5 cm2/Vs at a doping concentration of 0.12wt% F6-TCNNQ.
The crucial point for doped transistors is the bad ON/OFF-ratio. The slight
enhancement of the current in theON-state is connectedwith a significant increase
for the current in the OFF-state over several orders of magnitude. In the example
of the MeO-TPD transistors, the previously already poor ON/OFF-ratio of 600 in
the pure transistor is further decreased to a value of only 2.1 in the doped case.
Such a doped transistor would not be suitable for an application in logic circuits.
To remedy this problem, the doping can be spatially limited to a thin layer of a
few nanometers close to the dielectric interface, or in its lateral expansion by a
shadow mask. However, these optimizations would only slightly improve the
ON/OFF-ratio, not for orders of magnitude. A better approach is the usage of a
staggered transistor geometry as it will be discussed for the pentacene transistors
in the next section.
However, for the investigation of bias-stress phenomena, the output character-
istics in Figure 4.69 a) and b) are still sufficient. In preliminary measurements
at the IAPP, the doping of MeO-TPD with F6-TCNNQ was studied extensively.
The conductivity of MeO-TPD was measured at various doping concentrations
and the Seebeck coefficient was determined by Seebeck experiments. These
measurements were performed and published by Menke et al. [142, 143], the
results are reprinted in Figure 4.70. From the conductivity measurements and the
fit function in the logarithmic plot, it is possible to check the doping concentration
for the dopedMeO-TPD transistor in Figure 4.69 b), as the output characteristic at
VGS = 0V is a conductivitymeasurement of the doped film. With this comparison,
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Figure 4.70.: Conductivity and Seebeck energy for MeO-TPD films doped with F6-
TCNNQ. Reprinted from the publication by Menke et al. [142].
a doping concentration of 0.12wt% can be estimated and this concentration
corresponds to a Seebeck energy of 0.23 eV. The Seebeck energy is defined as
the energy difference between the Fermi level and the transport level that is here
supposed to be at the HOMO energy. With this measurement series, thus, a shift
of the Fermi level from -3.5 eV, i.e. the middle position between HOMO and
LUMO energy, to -4.87 eV is realized, while all other parameters of the transistor
are not modified. Especially the HOMO of MeO-TPD is constant at -5.1 eV.
In Figure 4.71, the bias-stress behavior over the first two hours is plotted and fitted
by a stretched exponential function (dashed lines). The difference between both
measurements is substantial. For the doped MeO-TPD transistor, the bias-stress
is significantly reduced. The time constant of the stretched exponential function
is increased by more than two orders of magnitude from 1.5×105 s to 3.06×107 s
(cf. Table 4.8). Due to the conditions of this experiment, the shift in the Fermi
level can directly be related to this reduction of the bias-stress effect. The charge
transfer from the accumulation channel into the dielectric layer is expected to be
defined by the energetic interaction of the materials. Unlike the presumption of
Bobbert et al. [111], the HOMO of the semiconductor seems not to be necessarily
relevant, but its Fermi level.
dopant doping ratio [wt%] τ [s] β ION/IOFF µh [cm2/Vs]
F6-TCNNQ 0.12 3.06×107 0.48 2.1 2.3×10−5
pure 0 1.5×105 0.28 6×10−2 5.9×10−5
Table 4.8.: Comparison of the fit parameters of the doped and undoped MeO-TPD
transistors.
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Figure 4.71.: Bias-stress behavior over the first two hours for bottom-gate MeO-TPD
transistors. The pure transistor (blue line) is compared with the p-doped transistor
(red line). The bias-stress effect is significantly reduced by doping.
Coplanar Pentacene Transistors
After the positive results of bias-stress reduction in the MeO-TPD transistors, a
more detailed study onpentacene transistorswith different doping concentrations
was conducted. Pentacene is selected at this point, because it is considered
as a benchmark for transistor materials and, compared to MeO-TPD, it has a
significantly higher charge-carrier mobility that is relevant for applications (cf.
Chapter 4.1). In our group at the IAPP, data from UPS measurements are already
available that allow to determine the position of the Fermi level in lightly doped
pentacene thin films. These data were recorded by Max Tietze and are reprinted
with his permission in Table 4.10. As expected, a low doping ratio is already
sufficient to shift the Fermi level from the center of the semiconductor band gap
in the direction of the LUMO (n-type doping) or HOMO (p-type doping).
For the preparation of the transistors of this measurement series, low doping
concentrations of 1.0, 0.5 and0.25wt%F6-TCNNQ(p-type) and1.0wt%W2(hpp)4
(n-type) were chosen. The related transfer characteristics of these transistors are
displayed in Figure 4.73. It is clearly visible in which way the p-type doping
is compromising the switching behavior of the transistors. For low doping
concentration, the charge-carrier mobility is slightly increased and, thus, the
ON-current of the transistor, too. However, at the same time, the OFF-current
is increasing dramatically, due to the doping. As a result, the ON/OFF-ratio drops
over three orders of magnitude to a non applicable value of 50 (cf. Table 4.9).
A reduction of the doped area in the transistor to a few nanometers close to the
dielectric interface can possibly reduce the OFF-current, but not for orders of
magnitude as it would be necessary for a reasonable transistor performance. In
contrast, the n-type doped transistor obtained an increase in ON/OFF-ratio, but
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the drop in charge-carrier mobility leads to overall lower currents.
However, for the bias-stress measurements, the transistor performance is still
sufficient. Figure 4.72 shows the bias-stress measurement of all transistors over
the first two hours. The trend that was observed for MeO-TPD transistors is
confirmed by these measurements. For a higher p-type doping of the transistor,
the bias-stress degradation of the current is decreased. On the other hand, n-type
doping increases the degradation dramatically. The dashed lines in Figure 4.72
symbolize a fit with the stretched exponential function in Equation 2.42. The
parameters of these fits are shown in Table 4.9. While the stretching parameter
β is always in the range of 0.21 to 0.32 and in good comparison to the previous
measurements, the time constant τ is dramatically affected by the doping and
varies over five orders of magnitudes.
The measuring series is consistent to the observation that an increased doping
concentration leads to an increased change in the bias-stress effect. This behavior
is obviously not linear, as even a small doping concentration of 0.25wt% has a
strong influence. Instead, the assumption is supported that the Fermi level of
the semiconductor is the important factor that influences the bias-stress behavior.
Indeed, the plot of the Fermi levels from the UPS measurements (cf. Table 4.10)
over the time constant of the bias-stress measurement in a semi-logarithmic plot
in Figure 4.74 appears to be linear. This points to an exponential dependence of
the time constant with the Fermi level. Thus, the idea is supported that the shift
of the Fermi level changes the energy barrier that charged particles, e.g. protons,
have to overcome in order to penetrate into the dielectric layer. For a proof of this
mechanism, more detailed measurements should be conducted in the future.
This measurement series demonstrate how bias-stress behavior of OFETs can be
controlled via the doping ratio in the semiconductor layer. Thereby, the reduction
of bias-stress is possible as well as its forced escalation that could lead to new
approaches for electrical memory devices. However, the main drawback of this
technique is the reduced ON/OFF-ratio for p-type doped pentacene transistors
that makes an industrial use difficult.
dopant doping ratio [wt%] τ [s] β ION/IOFF µh [cm2/Vs]
F6-TCNNQ 1.0 6.73×105 0.28 49.4 0.20
F6-TCNNQ 0.5 4.42×105 0.27 93.6 0.54
F6-TCNNQ 0.25 1.60×105 0.21 507 0.22
pure 6.05×102 0.32 35200 0.12
W2(hpp)4 1.0 2.21 0.21 69600 0.036
Table 4.9.: Characteristic and fitting parameters for the series of doped coplanar
pentacene transistors.
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Figure 4.72.: Bias-stress behavior for a series of doped coplanar pentacene transistors.
The dashed lines symbolize fit functions with parameters in Table 4.9.
dopant doping work function Fermi level ionization
ratio [wt%] [eV] [eV] potential [eV]
F6-TCNNQ 2.0 0.42
F6-TCNNQ 1.0 4.52 0.43 4.95
F6-TCNNQ 0.5 4.52 0.46 4.98
Intrinsic 3.63 1.31 4.94
W2(hpp)4 0.5 2.94 2.05 4.99
W2(hpp)4 1.0 2.85 2.12 4.97
Table 4.10.: Data from UPS measurements of doped pentacene, measured and
evaluated by Max Tietze.
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Figure 4.73.: Transfer characteristics of thedoped coplanar pentacene transistors. The
poor ON/OFF-ratio for p-type doped transistors is clearly visible.
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Figure 4.74.: Time constant τ of the bias-stress degradation for pentacene transistors
for different doping concentrations (blue, right scale) leading to different Fermi levels
(red, left scale). Coplanar transistors are symbolized by spheres, staggered transistors
by squares.
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Staggered Pentacene Transistors
The drawback of poor ON/OFF-ratio is especially true for the coplanar geometry
that was used above. In staggered transistors, where charge carriers have
to travel trough the semiconductor to reach the accumulation channel, the
situation can be different. Especially, the case with a small doped layer at the
interface to the dielectric and an intrinsic bulk is promising. For this reason,
a second measurement series was prepared with staggered transistors on an
Al2O3 dielectric as described in Chapter 3.2.3. These transistors were processed
analogously to the depletion transistors that were investigated by Luessem et
al. [72]. In their publication, the authors reported an ON/OFF-ratio and OFF-
current that is rarely affected by the doping concentration. Instead, the threshold
voltage was found to be determined by the doping concentration.
These observations are reproduced by the data of this measurement series, as it
can be seen from the transfer characteristics that are shown in Figure 4.76. In
principle, this change of VT by doping is also visible for the coplanar transistors
in Figure 4.73, but a clear definition of VT is difficult in this case due to high
OFF-current. However, for the staggered transistors, the OFF-current is stable on
a low level. VT is shifting to higher absolute values for n-type doping and to lower
values for p-type doping. The parameters for the staggered transistors are given
in Table 4.11. The bias-stress behavior for the staggered transistors over the first
four hours is shown in Figure 4.75. In spite of the different geometry and different
dielectric, the trend in the dependence of the bias-stress on the doping ratio can
clearly be confirmed. However, the effect is not as pronounced as in the coplanar
measurement series. This is quantitatively documented by the time constant τ
of the stretched exponential fit functions (dashed lines in Figure 4.75) shown in
Table 4.11. For a doping concentration of 1wt% F6-TCNNQ, τ has a value of
6.7×105 s for the coplanar transistor which is significantly larger compared to
the staggered transistor with τ = 1 × 104 s. In Figure 4.74, the time constants
of all transistors are plotted over the Fermi level and doping concentration.
The exponential correlation that is observed for the coplanar transistors is not
fully reproduced by the staggered geometry. These differences in the bias-stress
behavior between themeasurement series is not necessary related to the geometry,
but to the different dielectrics of SiO2 and Al2O3. As it was demonstrated in
Figure 4.68, the interaction between semiconductor and dielectric is at least as
important as the doping concentration in the semiconductor.
However, the general principle of bias-stress controlling via doping can be
confirmed. It is not limited to one specific semiconductor, dielectric, or geometry.
With the geometry used here, the controlling of bias-stress behavior via doping
ratio is possible, even without disturbing the ON/OFF-ratio. Thus, it becomes
very interesting for industrial applications. However, it should be noted that
even a small amount of doping can be sufficient to change the transistor behavior
significantly. Such an approach could also be interesting for transistors that were
prepared in cooperation with the industrial partner, especially as the industrial
transistors already work in a staggered geometry, but the doping of polymeric
semiconductors is much more difficult to control.
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Figure 4.75.: The bias-stress degradation during the first four hours for a series of
doped staggered pentacene transistors. The dashed lines symbolize fit functions
with the parameters given in Table 4.11.
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Figure 4.76.: Transfer characteristics of the doped staggered pentacene transistors on
Al2O3. In contrast to the coplanar geometry on SiO2, the OFF-current is hardly
influenced by the doping.
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Dopant Doping ratio [wt%] τ [s] β ION/IOFF VT,0 [V] µ [cm2/Vs]
F6-TCNNQ 2.0 3×104 0.27 4.5×105 -6.8 0.12
F6-TCNNQ 1.0 1×104 0.27 2.7×105 -9.7 0.12
F6-TCNNQ 0.5 5013 0.30 3.7×105 -9.8 0.16
pure 0.0 2097 0.33 2.2×105 -10.0 0.10
W2(hpp)4 0.5 122.4 0.32 3.3×104 -14.9 0.05
W2(hpp)4 1.0 14.6 0.33 4.9×103 -16.4 0.02
Table 4.11.: Parameters of the transistor characteristics and bias-stress fits for the
series of doped staggered pentacene transistors.
4.5.3. Polymer Transistors
The transistors prepared in cooperation with the industrial partner were also
investigated concerning their bias-stress performance. As demonstrated in
Chapter 4.3, a thermal degradation of these transistors starts at temperatures
above 353K. At the same time, it is observed that at high temperatures, an
increased hysteresis occurs in the transfer characteristic of the transistors. This
observation indicates a bias-stress behavior analogous to the transistors produced
at IAPP. The hysteresis of the industrial transistors is weak for measurements
at room temperature, but it becomes much stronger at higher temperatures.
Therefore, temperature dependent bias-stress measurements were performed on
these transistors.
The transistors were prepared as described in Chapter 3.2.1 and measured as
described in Chapter 3.3.1. Geometry and measurement setup are, thus, identical
to the temperature dependent measurements in Chapter 4.3. As shown in the
previous measurements, the bias-stress behavior is independent of the channel
length. A channel length of 5µm was chosen for the bias-stress measurements.
Since bias-stress is expected to depend on the interface between semiconductor
and dielectric, two types of transistors were tested, which differ in this respect.
Firstly, the standard transistor was examined, where the dielectric stack consists
of a 150 nm thick DE1 layer, and a 400 nm thick layer of DE2. Secondly, transistors
without DE1 layer were examined. Thus, the crucial interface is in one case
between SSC and DE1 and in the other case between SSC and DE2. Four
temperatures were selected for the measurement series: 170K, 229K, 294K and
327K. At these temperatures, a stress voltage of -30V was applied to the gate and
the drain electrode for a time period of 78000 s. Eachmeasurementwas performed
with a separate fresh transistor to ensure that the measurements do not influence
each other.
In Figure 4.77, the time-dependent behavior of ID normalized to its initial value is
displayed for the four different temperatures. There are two qualitatively different
behaviors that can be observed. At high temperatures (327K), the transistor
shows a typical bias-stress behavior, as it is observed for IAPP transistors. The
current flow through the transistor decreases with time drastically and VT shifts
towards the applied gate voltage. This behavior can be described by a stretched
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Figure 4.77.: Bias-stress measurement for
themodeling transistorswithDE1 layer at
four different temperatures. The dashed
lines symbolize a fit with Equation 4.9
and 4.10 and the parameters in Table 4.12.
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Figure 4.78.: Zoom into Figure 4.77 on
time scale. The superposition of normal
bias-stress and polarization happens dur-
ing the first 100 s.
exponential function as previous measurements. It is the reason for the observed
hysteresis in the transistor characteristics. At low temperatures (174K, 229K),
however, the opposite behavior is observed. The current flow increases with
time. The measurement at 174K is noisy due to the low temperature. The
absolute currents are quite low for this measurement and, thus, error-prone. In
the following, this measurement is, therefore, not further considered. At 229K,
it is observed that the current increases and reaches a saturation at about 135%
of its initial value. The saturation towards this value can also be described by a
stretched exponential function. At room temperature (294K), a superposition of
these two processes takes place. This is particularly visible in Figure 4.78, where
the time axis is zoomed to the beginning of the measurement. During the first
minutes of the measurement, the current rises until the maximum is reached after
105 s. Then the bias-stress degradation becomes dominant and the current drops
again. After 8468 s, it falls below the value of the initial current. Apparently, the
temperature dependent measurements can separate these two different processes
that take place at room temperature.
The reasons for the normal bias-stress effect at high temperatures are sufficiently
discussed in the previous chapters. However, the second process, the unexpected
rise of the current, might be due to the dielectric material DE2. In literature,
a similar behavior is already reported for transistors containing parylene-C
by Fukuda et al. [98]. According to this publication, parylene-C exhibits a
ferroelectric polarization that causes a positive shift of VT. The polarization can
be enlarged depending on the annealing temperature and, thus, depending on
the degree of crystallization, which was demonstrated by XRDmeasurements. A
similar relationship is expected for the here used DE2. The transistors prepared in
cooperation with the industrial partner were annealed at a temperature of 80 ◦C
and are exposed to a maximum temperature of 60 ◦C during the experiment.
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Figure 4.79.: Bias-stressmeasurement for themodeling transistorswithoutDE1 layer.
Further annealing processes during the stress period should, therefore, be
negligible. For all temperatures, the overall behavior of the transistors can be
described with a multiplication of both effects, the bias-stress degradation with
ID(t)/ID(t = 0) = exp
(
−
(
t
τB
)βB)
(4.9)
and the polarization with
ID(t)/ID(t = 0) = 1 + Pmax
(
1 − exp
(
−
(
t
τP
)βP))
. (4.10)
In these equations, τP andτB are the time constants of the respectiveprocess, and βP
and βB the corresponding stretching coefficients. Pmax is the percentage of current
increase at maximum polarization that is reached during the measurement. It
depends on the degree of crystallinity and was found to be at 0.35 for these
samples. Figure 4.77 shows a fit of this model to the measurements at different
temperatures (dashed lines). In each case, the time constants of the polarization
(τP, βP) and of the bias-stress behavior (τB, βB) were varied. The values are given
in Table 4.12. For the samples without DE1, measurements and analysis were
carried out in the same way. Measurement points and corresponding fit function
are shown in Figure 4.79, the specified fit parameters are also shown in Table 4.12.
Upon comparing the two measurement series, it is observed that the polarization
effects are hardly changed, while there are significant differences in the normal
bias-stress behavior. This confirms the assumption that the bias-stress behavior
is dominated by the energetic alignment between the semiconductor and the
dielectric, while the polarization happens in the bulk of the DE2 layer, which
147
4. Organic Field-Effect Transistors - Experiment and Simulation
DE2 DE2 + DE1
temperature (K) τP [s] βP τB [s] βB τP [s] βP τB [s] βB
229 5000 0.2 2×108 0.1 5000 0.3 5×106 0.8
294 1 0.3 108 0.07 10 0.3 9.5×104 0.44
327 0.5 0.3 105 0.25 0.5 0.3 4×103 0.2
Table 4.12.: Fit parameters for the bias-stress curves using a product Equation 4.9
and 4.10 in Figure 4.77 and 4.79.
is the same for both measurement series. For the interface, it can be observed
that an intermediate layer of DE1 leads to a faster bias-stress process with a time
constant τB that is smaller by a factor of about 100. Apparently, the DE1 layer is
not optimal for the stability of the transistors prepared in cooperation with the
industrial partner. However, DE2 leads to a poor charge-carrier mobility as it is
shown in Chapter 4.43. Thus, alternative dielectric materials could be interesting,
e.g. Cytop that was reported for high stability transistors in interaction with
other semiconductors [12]. Furthermore, all measured time constants of τP and
τB are thermally activated and change by several orders of magnitude in the
observed temperature range. The polarization happens much faster than the
normal bias-stress. For samples with DE1, it is about a factor of 104 faster. At
high temperatures, it takes place on a short time scale, so that after a few seconds
a saturation of the polarization is already reached. Therefore, only the normal
bias-stress behavior is visible in the studied time interval of several hours. At
low temperatures, the normal bias-stress happens very slowly. It would be only
visible after several weeks of stressing, while the polarization is still fast enough
to be clearly visible in the measurement.
The time constants for both processes are plotted in an Arrhenius plot in
Figure 4.80. The higher the temperature, the smaller are the time constants of
both processes. For the normal bias-stress effect, data points are displayed in
blue, for the polarization process in red. In comparison, the measurement series
with (circles) and without DE1 layer (stars), the polarization shows a consistent
Arrhenius activation with an activation energy of about 294meV. For samples
with DE1 layer, an activation energy of 193meV is estimated.
The DE2 layer has a very positive effect on the bias-stress behavior of the
transistors. The polarization superimposed very well with the bias-stress effect,
especially at room temperature. In this way, the two processes can partially
compensate each other in the first minutes of a stressing period. With the
help of temperature dependent measurements, both processes can be examined
separately. Thus, it is possible to determine their time constants and activation
energies. With this knowledge, it is possible to optimize transistors for specific
stressing time intervals by adjusting the layer thickness or crystallinity of DE2,
depending on the application of the transistor. On the other hand, it could also
be a way to search for an appropriate dopant for SSC in order to slow down
the bias-stress effect as it is done for pentacene transistors. Such a doping of
polymers is already reported, e.g. by Tunc et al. [144]. However, for this purpose,
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Figure 4.80.: Arrhenius plot of the time constants of the bias-stress (blue) and
polarisation process (red) for transistors with (circle) and without DE1 layer (star).
a technique for well controlled low doping concentrations is required that allows
exact spatial limitation in the transistor geometry andprevention fromdiffusion in
the semiconducting layer. Otherwise, a stableON/OFF-ratio cannot beguaranteed
for the transistor.
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Conclusion
The objective of this thesis was the further development of the understanding of
organic thin-film transistors in preparation for device simulation. In the first
part, several promising organic semiconductors are presented and compared
concerning their area of application. Thereby, transparent (MeO-TPD) andbipolar
semiconductors (aza-boby-thio) are shown in a coplanar transistor geometry.
Furthermore, the benefits and disadvantages of different transistor geometries
and processing steps are discussed. Among other, it is shown that the work
function of the gold electrodes can be shifted by about 0.5 eV via O2-plasma
treatment and, thus, the contact resistance of the transistors can be tuned. The
contact resistance is also significantly reduced by the deposition of self-assembly
monolayers on the gold electrodes, where it turns out that the best results are
achieved with the SAM NHI14 from Novaled. In addition, the charge-carrier
mobility in the channel of the transistors is improved by a treatment with OTS
or HMDS as self-assembly monolayers on the used SiO2 dielectric surface. In the
case of ZnPc and DIP, the mobility is also increased by heating of the substrates
during the evaporation of the semiconductors.
The focus of the second part is set on the transistors that are prepared in
cooperation with the industrial partner. Several test series of transistors are
produced and intensively characterized as a basis for the later device simulation.
For this purpose, temperature dependent measurements in a range from 77K
to 373K are conducted. Different geometries are tested with channel length
variations from 5 to 50µm or in a 4-point-probe alignment.
The charge-carrier mobility is detailed evaluated. Within the observed tempera-
ture range, an Arrhenius-like thermal activation of the charge-carrier transport is
determined with an activation energy of 170meV. Furthermore, a dependence of
the electric field strength of a Poole-Frenkel type is observed with a Poole-Frenkel
factor of about 4.9×10−4 (V/m)−0.5 that becomes especially important for transistors
with small channel lengths.
Concerning the threshold voltage, a temperature dependence is observed that is
explained by the existence of donor traps at the dielectric interface, whose occu-
pation is described by a Boltzmann statistic. From the gate voltage dependence
of the Arrhenius activation energy, the density of states of the semiconductor is
estimated with an exponential trap distribution at the edge of the HOMO level.
In addition, the contact resistance is investigated by two methods: With 4-point-
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probe measurements, a potential mapping of the transistor channel is realized
and via transfer line method the contact resistance is evaluated over a wide
temperature range. For both methods, it is found that the voltage dependencies
of the contact resistance can be described by a Schottky-like model. However,
the temperature dependent measurements show also an Arrhenius-like thermal
activation of the contact resistance with an activation energy that is very similar
to the transport in the organic semiconductor. From later comparison with the
simulation models, it appeared that the geometrical resistance is actually more
important for the transistor performance than the resistance of charge-carrier
injection at the electrodes.
In the device simulation based on the program Genius, the previously measured
transistor parameters are used. Firstly, a simple model for the charge-carrier
mobility is applied that incorporates the experimentally estimatedArrhenius tem-
perature dependence and the Poole-Frenkel factor. With these two considerations,
already a good agreement between device simulation and measurement data is
reached. The charge-carrier transport in the transistor is well reproduced by the
simulation as it is shown for transistors with high channel lengths. Furthermore,
the contact resistance can be described using this mobility model without any
injection barrier at the electrodes. Actually, the experimentally observed contact
resistance is smaller than the simulated geometrical resistance of the electrodes.
However, for short-channel transistors, the deviations between simulation and
experimental data are still visible. This suggests that in the area of the electrodes,
where inhomogeneous distributions of the electric field strength and the charge-
carrier density occur, a more complex mobility model is required. In a detailed
comparison with established models from literature, it is found that the models
fromFishchuk [62] andLimketkai [57] are in best agreementwith the experimental
results. Unfortunately, a simulation with these complex models is not efficient,
since a convergence of the simulation in Genius is only possible for a very limited
range of parameters. Instead, a mobility model is chosen that is based on the
Gill rule, where the dependence of the charge-carrier density is included in the
thermal activation energy. With this model, the best results of the simulation are
achieved.
Besides the performance of the transistors, their reliability remains one of the
most challenging hurdles to be understood and resolved for broad commercial
applications. Concerning the thermal stability, it is observed that a cooling
down to 77K only leads to reversible impairments of the transistors, while a
heating causes irreversible damages. A temperature of 353K already causes
visible damage of the polymer transistors that are investigated here.
In addition to this thermal degradation, bias-stress is identified as the key
instability under operation of the organic thin-film transistors. The bias-stress
effects that mean a charging of the dielectric layer can be a dominant effect, as it is
shown in this work for several semiconductors, dielectrics and geometries. The
effect follows the same fundamental rules of a stretched exponential decrease [111]
for all the different material systems. However, there are huge variations in the
time constant of this process. For commercial application, it is an important issue
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to find suitable systems of semiconductor and dielectric layer as well as process
conditions that guarantee a small trap density. Nevertheless, these effects needs to
be considered at least for the investigation of charge-carrier mobility as discussed
here.
In this work, a novel approach is presented that allows to control and significantly
alleviate the bias-stress effect by using molecular doping at low concentrations.
For MeO-TPD and pentacene in a coplanar geometry on SiO2 as gate oxide, it is
possible to increase the time constant of degradation by three orders ofmagnitude.
The effect of molecular doping on the bias-stress is explained in terms of the
shift of Fermi level and, thus, exponentially reduced proton generation at the
pentacene/oxide interface. However, the doping leads to a drop of the ON/OFF-
ratio in the coplanar geometry. This drawback can be avoided by the use of a
staggered geometry as it is demonstrated for a pentacene, Al2O3 material system.
Additionally, a second effect in the dielectric is observed that counteracts the bias-
stress behavior for transistors prepared in cooperationwith the industrial partner.
This effect is separated from the normal bias-stress behavior by temperature
dependent measurements. It is suggested to be caused by a ferroelectric process
in the dielectric layer.
Outlook
The constructed simulation model already provides a good description of the
transistor behavior. On this basis, further studies can be performed. Particularly,
this concerns the optimization of the transistor geometry. An increase of the inte-
gration density is necessary for the production of high-performance transistors,
as they are required for logic circuits and high-resolution color displays. Thus,
a considerable decrease of the channel lengths is required, where short-channel
effects play an important role, as evidenced in this work. For transistors in the
range of L=5µm, also a significant influence of the Poole-Frenkel mobility is
observed. On the other hand, the contact resistance that is still negligible for
L=50µmbecomes muchmore important. Since the contact resistance is primarily
dominated by the transistor geometry, its optimization is the next logical starting
point for the device simulation. With the simulation, variations of the geometry
can be tested that are difficult to implement initially in the preparation. As a
result, reasonable suggestions could bemade for an optimization of the transistors
and, thus, an improvement of performance. Especially, the thickness of the
semiconductor layer and the shape of the electrodes should be focus of such
investigations.
In parallel, the simulation model should be enhanced. In case of high electric
fields and low charge-carrier densities, the accuracy of the actually used model is
still limited.
For a broad success of organic electronics, the investigation of new materials is
indispensable in the medium term. Semiconductors are required that provide a
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higher charge-carrier mobility in order to construct effective devices. However,
these materials need to be chemically stable and guarantee a good producibility
on a large scale area at the same time. This means, in the first instance,
the production of smooth layers that reduces the risk of shortcuts to the gate
electrode and minimizes statistic fluctuations between transistors produced on
the same substrate. In order to expand the application area, also other material
properties are required: For logical circuits, it would be a great advantage to find
bipolar semiconductors with high mobilities for both kinds of charge carriers,
for transparent displays the absorption of the semiconductor should be minimal.
These requirements are ambitious, but they are not unrealistic, as demonstrated
in Chapter 4.1, where some interesting materials are presented, each covering a
portion of these requirements.
However, the material research should not be confined to the semiconductor. As
shown in this work, the interaction between the semiconductor and interface of
the dielectric is sufficient for the performance of the transistor (cf. Table 4.3) as
well as for its bias-stress stability (cf. Table 4.7). Furthermore, it is an urgent
issue to increase the capacitance per unit area of the here investigated polymer
transistors. Thereby, the operating voltages could be lowered and the short-
channel effects simultaneously reduced so that, following Moore’s law, power
consumption and integration density are improved at the same time. However,
the electrical stability and the elasticity of the dielectric must still be ensured.
Thus, also the control of the production of homogeneous layers is particularly
important for the dielectric layer.
As a last point, a good bias-stress stability of the transistors needs to be facilitated.
In this work, different approaches are demonstrated to achieve a reduction of the
bias-stress decrease. Therefore, an appropriate choice of materials, a light doping
at the dielectric interface or a ferroelectric dielectric could be used.
On the contrary, channel doping could also lead to a new approach for memory
devices on basis of the bias-stress effect. However, an accurate understanding
of the origin of bias-stress behavior and its experimental proof are still missing.
Therefore, it would be very interesting to determine the surface trap density, the
Fermi level and the proton generation at the interface between semiconductor
and dielectric during the operation of the transistor.
This work has demonstrated the high potential and the diversity of organic
electronics. However, further development, for a better performance of the
devices, requires the right choice of new materials and their well controlled
processing. In this regard, also the investigation of self-assembly processes is
a promising approach.
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A. Appendix
A.1. Charge-Carrier Mobility measurements for
solar cell materials
As discussed above, the high potential of organic electronics is based on the
multiplicity of different possible molecules that obtain various abilities. Thus,
the syntheses and characterization of new promising materials is an important
challenge. As a part of this work, many different semiconductors were inves-
tigated regarding their charge-carrier mobility. Thereby, mostly materials were
investigated that were synthesized with the purpose of application in organic
solar cells. For the measurement of the charge-carrier mobilities, the transistor
geometry turned out to be a good method for a simple first characterization.
However, the values of charge-carrier mobility that are evaluated this way should
be discussed with caution for each material. As discussed in Chapter 4.1, the
charge-carrier transport that is measured in the transistor happens at the interface
to the dielectric layer. The conditions at this interface regarding morphology,
charge-carrier density or electric fields may strongly deviate from the conditions
in the geometry of a diode.
Table A.1 summarizes the values for materials that have already been discussed
in this work, while Table A.2 gives an overview of additional materials that were
characterized. Special attention was paid to the materials of the family of DCV
materials in Table A.3. Thesematerials are partly synthesized at the IAPP and in a
cooperation at theUlmUniversity. Results are published in References [145, 146].
A.2. Simulation pictures
In the following, additional pictures of the current densities and distribution of
the electric field are shown that are a result of the simulations in Chapter 4.4.8.
For these simulations, the modified Gill model was used with the parameters of
the best fit stated above (µ0=25 cm2/Vs, β=4.9×10−4 (V/m)−0.5, σ=25.7meV, and
N0=8×1018cm−3). Current density and electric field strength are plotted for
voltages of VGS=-60V and VDS of -7, -15, -30, and -60V in the most important
area of the source and drain electrode.
154


A.2. Simulation pictures
acronym surface µe [cm2/Vs] µh [cm2/Vs] comments
MeO-TPD SiO2 - 2.5E-5
MeO-TPD HMDS - 1.6E-4
pentacene SiO2 - 1.2E-1
pentacene HMDS - 1.5E-1
DNTT HMDS - 1.5E-1
ZnPc SiO2 - 3.0E-4
ZnPc OTS - 1.9E-3
ZnPc HMDS - 3.3E-3
ZnPc SiO2 - 4.7E-3 heated 100 ◦C
F4-ZnPc SiO2 - 2.7E-5
F4-ZnPc HMDS - 3.8E-4
DIP SiO2 - 5.2E-4
DIP SiO2 - 1.5E-2 heated 84 ◦C
DIP-Ph4 SiO2 - 7.8E-5
DIP-Ph4 SiO2 - 1.2E-4 heated 90 ◦C
C60 SiO2 2.0E-1 -
C60 HMDS 3.0E-1 -
Table A.1.: Values of charge-carrier mobilities for the small molecule semiconductors
investigated in this work.
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acronym material name surface µe [cm2/Vs] µh [cm2/Vs]
BPAPF 9,9-bis[4-(N,N-bis-biphenyl-4-yl-amino)phenyl]-9H-fluorene HMDS - 1.9E-5
PH4-DIP 1,4,9,12-tetraphenyl-diindeno[1,2,3-cd:1’,2’,3’-lm]perylene SiO2 - 5.9E-5
E4-Ph4-DIP 2,3,10,11-tetraethyl-1,4,9,12-tetraphenyl- SiO2 - 2.4E-5
diindeno[1,2,3-cd:1’,2’,3’-lm]perylene 2
P4-PH4-DIP 2,3,10,11-tetrapropyl-1,4,9,12-tetraphenyl- SiO2 - 5.7E-6
diindeno[1,2,3-cd:1’,2’,3’-lm]perylene
Fl-NTCDI N,N-Bis(fluoren-2-yl)-naphthalenetetracarboxylic diimide SiO2 - 2.6E-6
PH4-PH4-DIP 1,2,3,4,9,10,11,12-Octaphenyl-diindeno[1,2,3-cd:1’,2’,3’-lm]perylene SiO2 - 2.4E-6
B2-Ph4-DIP 5,10,15,20-Tetraphenylbisbenz[5,6]indeno[1,2,3-cd:1’,2’,3’-lm]perylene SiO2 - 7.0E-5
RBG254 5,5-difluoro-1,3,7,9-tetraphenyl-5H-4λ4,5λ4- HMDS 1.5E-4 6.9E-5
dipyrrolo[1,2-c:2’,1’-f][1,3,5,2]triazaborinine SiO2 - 2.6E-5
RBG261 5,5-difluoro-3,7-bis(4-methoxyphenyl)-1,9-diphenyl-5H-4λ4,5λ4- SiO2 - 2.6E-5
dipyrrolo[1,2-c:2’,1’-f][1,3,5,2]triazaborinine
RBG353 12,12-difluoro-10,14-bis(5-methylthiophen-2-yl)-12H-11λ4,12λ4- SiO2 2.7E-5 2.0E-4
[1,3,5,2]triazaborinino[4,3-a:6,1-a’]diisoindole
IDNIR1 N,N-difluoroboryl-[N-(3-phenyl-2H-isoindol-1-yl)- HMDS 3.7E-5 6.9E-5
N-(3-phenyl-1H-isoindol-1-ylidene)amine] SiO2 1.2E-5 1.2E-6
IDNIR2 12,12-difluoro-10,14-bis(4-methoxyphenyl)-12H-[1,3,5,2]- SiO2 3.5E-6 1.3E-5
triazaborinino[4,3-a:6,1-a’]diisoindol-11-ium-12-uide
IDNIR8 10,14-diphenylspiro[[1,3,5,2]triazaborinino[4,3-a:6,1-a’]- HMDS - 2.7E-5
diisoindole-12,5’-dibenzo[b,d]borol]-11-ium-19-uide
IDNIR9 10,14-bis(5-methylthiophen-2-yl)spiro[[1,3,5,2]triazaborinino- HMDS - 1.1E-5
[4,3-a:6,1-a’]diisoindole-12,5’-dibenzo[b,d]borol]-11-ium-19-uide
IDNIR10 10,14-di-p-tolylspiro[[1,3,5,2]triazaborinino[4,3-a:6,1-a’]- HMDS - 2.7E-5
diisoindole-12,5’-dibenzo[b,d]borol]-11-ium-19-uide
C70 buckminster fullerene C70 SiO2 4.0E-3 -
Me-PTCDI Perylene-3,4,9,10-Tetracarbonsäure-N,N’-Dimethyl-Diimid SiO2 2.3E-4 -
HATNA-F6 2,3,8,9,14,15-hexachloro-5,6,11,12,17,18-hexaazatrinaphthylene SiO2 1.0E-6 -
HATNA-F12 1,2,3,4,7,8,9,10,13,14,15,16-Dodecafluoro-e SiO2 1.9E-4 -
5,6,11,12,17,18-hexaaza-trinaphthylene
HATNA-Cl6 2,3,8,9,14,15-Hexafluoro-5,6,11,12,17,18-hexaaza-trinaphthylene SiO2 2.2E-5 -
Table A.2.: Additionally, charge-carrier mobilities for organic semiconductors that
were characterized during the time of this work.
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acronym material name surface µe [cm2/Vs] µh [cm2/Vs]
DCV2-3T (IAPP) 5,5”-Bis(2”’,2”’-dicyanovinyl)-2,2’:5’,2”-terthiophene SiO2 2.4E-5
DCV2-4T (IAPP) 5,5”-Bis-(2,2-dicyanovinylen)-2,2’:5’,2”:5”,2”’-quaterthiophen SiO2 2.3E-5 1.6E-5
DCV2-5T (IAPP) 2,2’-[2,2’:5’,2”:5”,2”’-Quinquethien-5,5”’-diylbis- SiO2 3.8E-5 2.2E-5
(methane-1-yl-1-ylidine)]dimalononitrile
DCV2-5T-Me2 2,2’-((3”,4”-dimethyl-[2,2’:5’,2”:5”,2”’:5”’,2””- SiO2 - 6.8E-5
quinquethiophene]-5,5””-diyl)bis(methanylylidene))dimalononitrile
DCV2-5T-Me4 2,2’-((3,3””,4,4””-tetramethyl-[2,2’:5’,2”:5”,2”’:5”’,2””- SiO2 - 6.7E-5
quinquethiophene]-5,5””-diyl)bis(methanylylidene))dimalononitrile
DCV2-5T-Bu4 2,2’-((3’,3”’,4’,4”’-tetrabutyl-[2,2’:5’,2”:5”,2”’:5”’,2””- SiO2 - 1.4E-5
quinquethiophene]-5,5””-diyl)bis(methanylylidene))dimalononitrile
DCV2-6T 2,2’-[2,2’:5’,2”:5”,2”’-Sexithien-5,5”’-diylbis- SiO2 - 2.4E-5
(methane-1-yl-1-ylidine)]dimalononitrile
DCV2-4T (Ulm) 2,2’-[2,2’:5’,2”:5”,2”’-Quaterthien-5,5”’- SiO2 - 9.4E-5
diylbis(methane-1-yl-1-ylidine)]dimalononitrile
DCV2-4T-Me4 2,2’-[3,4,3"’,4"’-tetramethyl-2,2’:5’, 2":5”,2”’-quaterthiophene- SiO2 2.7E-5 2.4E-4
5,5"’-diylbis(methane- 1-yl-1-ylidine)]dimalononitrile
DCV2-6T-Me4 2,2’-[3,4,3"’,4"’-tetramethyl-2,2’:5’,2":5”,2”’:5”’,2””:5””,2””’- SiO2 - 6.2E-5
quaterthiophene-5,5"’-diylbis(methane- 1-yl-1-ylidine)]dimalononitrile
Table A.3.: Values of charge-carrier mobilities for the investigated derivatives of the
DCV family.
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